CN101204014B - 对数据流进行卷积交织的方法和系统 - Google Patents
对数据流进行卷积交织的方法和系统 Download PDFInfo
- Publication number
- CN101204014B CN101204014B CN2006800222250A CN200680022225A CN101204014B CN 101204014 B CN101204014 B CN 101204014B CN 2006800222250 A CN2006800222250 A CN 2006800222250A CN 200680022225 A CN200680022225 A CN 200680022225A CN 101204014 B CN101204014 B CN 101204014B
- Authority
- CN
- China
- Prior art keywords
- memory cell
- program
- interleaver
- byte
- array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0041—Arrangements at the transmitter end
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2732—Convolutional interleaver; Interleavers using shift-registers or delay lines like, e.g. Ramsey type interleaver
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2757—Interleaver with an interleaving rule not provided for in the subgroups H03M13/2703 - H03M13/2753
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2782—Interleaver implementations, which reduce the amount of required interleaving memory
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2789—Interleaver providing variable interleaving, e.g. variable block sizes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0071—Use of interleaving
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US69288905P | 2005-06-22 | 2005-06-22 | |
| US60/692,889 | 2005-06-22 | ||
| US11/363,769 US7657818B2 (en) | 2005-06-22 | 2006-02-28 | Dynamic minimum-memory interleaving |
| US11/363,769 | 2006-02-28 | ||
| PCT/IB2006/000629 WO2006136883A1 (en) | 2005-06-22 | 2006-03-16 | Dynamic minimum-memory interleaving |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101204014A CN101204014A (zh) | 2008-06-18 |
| CN101204014B true CN101204014B (zh) | 2012-05-09 |
Family
ID=36933450
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2006800222250A Expired - Fee Related CN101204014B (zh) | 2005-06-22 | 2006-03-16 | 对数据流进行卷积交织的方法和系统 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7657818B2 (https=) |
| EP (1) | EP1900106A1 (https=) |
| JP (1) | JP5162455B2 (https=) |
| CN (1) | CN101204014B (https=) |
| WO (1) | WO2006136883A1 (https=) |
Families Citing this family (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8031759B2 (en) * | 2006-03-15 | 2011-10-04 | Ikanos Communications, Inc. | Configuring transmission signals |
| US8885761B2 (en) | 2003-03-25 | 2014-11-11 | Sony Corporation | Data processing apparatus and method |
| GB2454193B (en) | 2007-10-30 | 2012-07-18 | Sony Corp | Data processing apparatus and method |
| US8179954B2 (en) | 2007-10-30 | 2012-05-15 | Sony Corporation | Odd interleaving only of an odd-even interleaver when half or less data subcarriers are active in a digital video broadcasting (DVB) standard |
| CA2580280C (en) * | 2004-10-12 | 2015-03-10 | Aware, Inc. | Resource sharing in a telecommunications environment |
| EP3866416B1 (en) * | 2006-04-12 | 2023-08-23 | TQ Delta, LLC | Method and apparatus for packet retransmission and memory sharing |
| KR20090102840A (ko) * | 2006-12-29 | 2009-09-30 | 프랑스 텔레콤 | 동적 시간 인터리빙 방법 및 관련 디바이스 |
| EP2051387A1 (en) * | 2007-10-15 | 2009-04-22 | CoreOptics, Inc., c/o The Corporation Trust Center | Receiver, interleaving and deinterleaving circuit and method |
| PL2056464T3 (pl) | 2007-10-30 | 2013-04-30 | Sony Corp | Urządzenie i sposób przetwarzania danych |
| TWI427954B (zh) | 2007-10-30 | 2014-02-21 | Sony Corp | 資料處理設備及方法 |
| KR101355633B1 (ko) * | 2007-11-06 | 2014-01-29 | 삼성전자주식회사 | 인코더 및 인코딩 방법 |
| EP2301216A4 (en) * | 2008-06-10 | 2016-06-22 | Ikanos Communications Inc | VECTED AD-ADDITIONAL ADDRESSING |
| JP5248677B2 (ja) | 2008-07-01 | 2013-07-31 | イカノス テクノロジー リミテッド | メモリ削減されたベクトル化されたdsl |
| US8190848B2 (en) * | 2008-07-28 | 2012-05-29 | Lantiq Deutschland Gmbh | Interleaver memory allocation method and apparatus |
| US8572456B1 (en) * | 2009-05-22 | 2013-10-29 | Altera Corporation | Avoiding interleaver memory conflicts |
| US8296624B2 (en) * | 2009-06-30 | 2012-10-23 | Comcast Cable Communications, Llc | Variable interleave data transmission |
| TWI520502B (zh) * | 2012-11-23 | 2016-02-01 | 晨星半導體股份有限公司 | 迴旋解交錯裝置及迴旋解交錯方法 |
| EP3001572A1 (en) * | 2014-09-29 | 2016-03-30 | Panasonic Corporation | Interleaving by concatenation of convolutional and block interleaving |
| KR20220162814A (ko) | 2014-09-29 | 2022-12-08 | 파나소닉 홀딩스 코퍼레이션 | 콘볼루션 인터리버와 콘볼루션 디인터리버 및 콘볼루션 인터리빙 방법과 콘볼루션 디인터리빙 방법 |
| US10033483B2 (en) * | 2015-05-18 | 2018-07-24 | Microsoft Technology Licensing, Llc | Adjustable interleaving for communication data |
| TWI551062B (zh) * | 2015-07-07 | 2016-09-21 | 晨星半導體股份有限公司 | 時間及單元解交錯電路及執行時間及單元解交錯處理之方法 |
| CN104993837B (zh) * | 2015-07-24 | 2018-08-03 | 丽水博远科技有限公司 | 一种卷积交织方法和卷积交织器 |
| WO2018187902A1 (en) | 2017-04-10 | 2018-10-18 | Qualcomm Incorporated | An efficient interleaver design for polar codes |
| CN109495207B (zh) * | 2017-09-11 | 2021-08-10 | 上海诺基亚贝尔股份有限公司 | 用于在无线通信系统中交织数据的方法和设备 |
| CN109495210B (zh) * | 2017-09-13 | 2020-07-31 | 上海诺基亚贝尔股份有限公司 | 用于在无线通信系统中交织数据的方法、设备和计算机可读存储介质 |
| US11036642B2 (en) * | 2019-04-26 | 2021-06-15 | Intel Corporation | Architectural enhancements for computing systems having artificial intelligence logic disposed locally to memory |
| CN115390545A (zh) * | 2022-08-16 | 2022-11-25 | 北京经纬恒润科技股份有限公司 | 车辆诊断方法、装置、设备、可读存储介质及程序产品 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1141101A (zh) * | 1993-12-29 | 1997-01-22 | 齐尼思电子公司 | 卷积式交插器和去除交插器 |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4547887A (en) | 1983-11-30 | 1985-10-15 | The United States Of America As Represented By The Secretary Of The Army | Pseudo-random convolutional interleaving |
| US4901319A (en) | 1988-03-18 | 1990-02-13 | General Electric Company | Transmission system with adaptive interleaving |
| FR2639781B1 (fr) | 1988-11-25 | 1991-01-04 | Alcatel Thomson Faisceaux | Procede d'entrelacement pour dispositif de transmission numerique |
| US5042033A (en) | 1989-06-05 | 1991-08-20 | Canadian Marconi Corporation | RAM-implemented convolutional interleaver |
| US5537420A (en) | 1994-05-04 | 1996-07-16 | General Instrument Corporation Of Delaware | Convolutional interleaver with reduced memory requirements and address generator therefor |
| JPH08265177A (ja) * | 1995-03-22 | 1996-10-11 | Toshiba Corp | インターリーブ・データ処理装置 |
| JP2917853B2 (ja) * | 1995-04-07 | 1999-07-12 | 日本電気株式会社 | コンボリューショナル・インターリーブ回路 |
| US5764649A (en) | 1996-03-29 | 1998-06-09 | Amati Communications Corporation | Efficient address generation for convolutional interleaving using a minimal amount of memory |
| US6229812B1 (en) * | 1996-10-28 | 2001-05-08 | Paxonet Communications, Inc. | Scheduling techniques for data cells in a data switch |
| EP0856949B1 (en) | 1997-01-31 | 2005-03-30 | Alcatel | Interleaving and de-interleaving method for digital data, interleaving and de-interleaving devices, and communication system |
| EP1125366B1 (en) | 1998-10-30 | 2003-04-16 | Broadcom Corporation | Generalized convolutional interleaver/deinterleaver |
| KR100602538B1 (ko) | 1999-01-22 | 2006-07-19 | 텍사스 인스트루먼츠 인코포레이티드 | 콘볼루션 인터리빙을 위한 효율적인 메모리 어드레싱 |
| US6823002B1 (en) | 1999-12-15 | 2004-11-23 | Paradyne Corporation | Linear block interleaver for discrete multi-tone modulation |
| FR2812150A1 (fr) | 2000-07-18 | 2002-01-25 | St Microelectronics Sa | Dispositif d'emission/reception de donnees numeriques capable de traiter des debits differents, en particulier dans un environnement vdsl |
| US6651194B1 (en) | 2000-08-14 | 2003-11-18 | Silicon Integrated Systems Corp. | Method and apparatus for interleaving an incoming stream of data blocks |
| US6745277B1 (en) * | 2000-10-04 | 2004-06-01 | Force10 Networks, Inc. | Intelligent interleaving scheme for multibank memory |
| US6853643B1 (en) * | 2000-12-21 | 2005-02-08 | Cisco Technology, Inc. | Interleaved read/write operation in a data switch |
| US6785862B1 (en) | 2001-08-14 | 2004-08-31 | Mindspeed Technologies, Inc. | Convolutional interleaver employing an efficient memory scheme |
| US6772377B2 (en) | 2001-09-28 | 2004-08-03 | Texas Instruments Incorporated | Convolutional interleaving with interleave depth larger than codeword size |
| US6874070B2 (en) * | 2002-02-22 | 2005-03-29 | Hewlett-Packard Development Company, L.P. | System and method for memory interleaving using cell map with entry grouping for higher-way interleaving |
| US7502390B2 (en) | 2003-10-30 | 2009-03-10 | Lsi Corporation | Optimized interleaver and/or deinterleaver design |
| US7529984B2 (en) * | 2004-11-16 | 2009-05-05 | Infineon Technologies Ag | Seamless change of depth of a general convolutional interleaver during transmission without loss of data |
| US7457993B2 (en) | 2004-11-16 | 2008-11-25 | Texas Instruments Incorporated | Error free dynamic rate change in a digital subscriber line DSL with constant delay |
| US20060153285A1 (en) | 2005-01-12 | 2006-07-13 | Texas Instruments Incorporaated | Dynamic interleaver depth change for a general convolutional interleaver |
-
2006
- 2006-02-28 US US11/363,769 patent/US7657818B2/en not_active Expired - Fee Related
- 2006-03-16 CN CN2006800222250A patent/CN101204014B/zh not_active Expired - Fee Related
- 2006-03-16 EP EP06727342A patent/EP1900106A1/en not_active Withdrawn
- 2006-03-16 JP JP2008517616A patent/JP5162455B2/ja not_active Expired - Fee Related
- 2006-03-16 WO PCT/IB2006/000629 patent/WO2006136883A1/en not_active Ceased
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1141101A (zh) * | 1993-12-29 | 1997-01-22 | 齐尼思电子公司 | 卷积式交插器和去除交插器 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2006136883A1 (en) | 2006-12-28 |
| JP5162455B2 (ja) | 2013-03-13 |
| EP1900106A1 (en) | 2008-03-19 |
| US7657818B2 (en) | 2010-02-02 |
| US20070011559A1 (en) | 2007-01-11 |
| CN101204014A (zh) | 2008-06-18 |
| JP2008547298A (ja) | 2008-12-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101204014B (zh) | 对数据流进行卷积交织的方法和系统 | |
| CN101238693B (zh) | Dsl系统装载和排序 | |
| EP2337371A1 (en) | DSL system | |
| US7688884B2 (en) | Vectored DSL nesting | |
| CN101248431B (zh) | 用于处理dsl数据的方法和dsl系统 | |
| US20060153308A1 (en) | Method and system for dynamic interleaver adaptation scheme in VDSL | |
| CN101248636B (zh) | 一种利用自适应广义判决反馈均衡器跟踪并适应于信道、时间变化的空间相关噪声的方法及设备 | |
| Nedev | Analysis of the impact of impulse noise in digital subscriber line systems | |
| US9264075B2 (en) | Dynamic buffer partitioning | |
| US20060153285A1 (en) | Dynamic interleaver depth change for a general convolutional interleaver | |
| US7564868B2 (en) | Configuration DSL transceiver | |
| US9276607B2 (en) | Padding after channel encoding repetition and interleaving | |
| Nedev et al. | ATM cell error performance of xDSL under impulse noise | |
| Brown et al. | DSL Standardization | |
| Horsfield | ATM over an asymmetric digital subscriber line | |
| Nedev et al. | ATM over DSL under the influence of impulse noise |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120509 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |