CN101202309A - Floating gate flash memory device - Google Patents

Floating gate flash memory device Download PDF

Info

Publication number
CN101202309A
CN101202309A CNA2006101194014A CN200610119401A CN101202309A CN 101202309 A CN101202309 A CN 101202309A CN A2006101194014 A CNA2006101194014 A CN A2006101194014A CN 200610119401 A CN200610119401 A CN 200610119401A CN 101202309 A CN101202309 A CN 101202309A
Authority
CN
China
Prior art keywords
floating
memory device
flash memory
gate
source electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2006101194014A
Other languages
Chinese (zh)
Inventor
金勤海
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CNA2006101194014A priority Critical patent/CN101202309A/en
Publication of CN101202309A publication Critical patent/CN101202309A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention discloses a floating-gate flash memory device which comprises a source electrode and a drain electrode; wherein, a poly-silicon floating-gate and a control grid are arranged above the gap between the source electrode and the drain electrode, and a silicon dioxide layer is arranged between the floating-gate and the source electrode and the drain electrode; the floating-gate is a concave shape, the two ends of which are upward provided with protuberant cusps, and is completely covered by the control grid, and a silicon dioxide is arranged between the floating-gate and the control grid. The floating-gate flash memory device of the invention has the advantages of greatly improving the 'read' and 'wipe' working efficiency of the flash memory device, and improving the performance of the device.

Description

Floating gate flash memory device
Technical field
The present invention relates to a kind of floating gate flash memory device.
Background technology
Course of work when existing floating gate flash memory carries out " writing " operation can be referring to shown in Figure 1, add on the control gate 5 that certain voltage makes the raceway groove conducting between source electrode 2 and the drain electrode 1, drain electrode 1 connects high voltage, source electrode 2 connects low-voltage, electronics flows to drain electrode 1 and quicken to produce hot electron under near the high electric field action drain electrode 1 from source electrode 2, and the silicon dioxide layer 3 that the portion of hot electronics passes below the floating boom 4 enters floating boom 4.And when carrying out " wiping " operation, as shown in Figure 2, control gate 5 connects low-voltage, and source electrode 2 and drain electrode 1 connect high voltage, and electronics passes silicon dioxide layer 3 from floating boom 4 and flows into source electrode 2.Because " wiping " and " writing " shared layer of silicon dioxide layer 3, it is independent respectively to make that " wiping " and " writing " is not easy, so operating efficiency can't improve.
Summary of the invention
Technical problem to be solved by this invention provides a kind of floating gate flash memory device structure, and can increase substantially flush memory device and " write " operating efficiency with " wipings ", thus the performance of raising device.
For solving the problems of the technologies described above, the technical scheme of floating gate flash memory device of the present invention is, comprise source electrode and drain electrode, above gap between described source electrode and the drain electrode, be provided with multi-crystal silicon floating bar and control gate, be separated with silicon dioxide layer between described floating boom and described source electrode and the drain electrode, it is characterized in that described floating boom is " recessed " font of the wedge angle of the oriented upper process in two ends, described control gate covers described floating boom fully, is separated with silicon dioxide between described floating boom and the described control gate.
Floating gate flash memory device provided by the invention increases substantially flush memory device and " writes " operating efficiency with " wipings ", thus the performance of raising device.
Description of drawings
The present invention is further detailed explanation below in conjunction with drawings and Examples:
Fig. 1 and Fig. 2 are the structural representation of existing floating gate flash memory device;
Fig. 3 is the structural representation of floating gate flash memory device of the present invention;
Fig. 4 to Figure 10 is for making the schematic diagram of floating boom in the floating gate flash memory device of the present invention.
Reference numeral is among the figure, 1. drain electrode; 2. source electrode; 3. silicon dioxide layer; 4. floating boom; 5. control gate; 51. control gate body part; 52. control gate cover part; 6. silicon dioxide; 7. polysilicon; 8. silicon dioxide layer; 9. silicon nitride; 10. shallow ridges; 11. silicon dioxide.
Embodiment
The structure of floating gate flash memory device of the present invention can be referring to shown in Figure 3, comprise source electrode 2 and drain electrode 1, above described source electrode 2 and the gap between 1 of draining, be provided with multi-crystal silicon floating bar 4 and control gate 5, described floating boom 4 and described source electrode 2 and drain and be separated with silicon dioxide layer 3 between 1, " recessed " font of the wedge angle that described floating boom 4 is the oriented upper process in two ends, described control gate 5 covers described floating boom 4 fully, is separated with silicon dioxide 6 between described floating boom 4 and the described control gate 5.The lower edge of described control gate 5 is flat.
The course of work of floating gate flash memory device structure of the present invention when carrying out " wiping " operation can be referring to shown in Figure 3, and control gate 5 connects high voltage, and source electrode 2 and drain electrode 1 connect high voltage, and electronics passes silicon oxidation isolated area 6 and flows into control gate 5 from the tip of the both sides of floating boom 4." wiping " of the present invention used different silicon dioxide layer 3 with " writing ", in " writing ", use silicon dioxide layer 3, in " wiping ", then used silicon oxidation isolated area 6, therefore make " wiping " and " writing " independently to carry out respectively, improved the operating efficiency of flush memory device greatly.
Floating boom can adopt following method to make in the floating gate flash memory device of the present invention, and concrete steps comprise:
(1) the deposit polysilicon 7, growthing silica layer 8, and the deposit silicon nitride layer 9 afterwards, and as shown in Figure 4, growthing silica layer 8 can adopt the method for thermal oxidation;
(2) do the silicon nitride that removes the floating boom band of position quarter, as shown in Figure 5;
(3) do the silicon dioxide of carving the removal floating boom band of position, and be positioned at the non-perpendicular dried shallow ridges 10 that carves in the floating boom band of position on polysilicon 7, the bottom of described shallow ridges is flat, and sidewall has the gradient, as shown in Figure 6;
(4) deposit silica 11 fills up shallow ridges once more, as shown in Figure 7;
(5) cmp is removed the floating boom position silicon dioxide of (4) step deposit in addition, exposes silicon nitride layer 9 fully, thereby has formed the silicon dioxide 6 that is isolated between described floating boom and the control gate, as shown in Figure 8;
(6) etch away the floating boom band of position silicon nitride layer and the silicon dioxide layer of (1) step deposit in addition, only remaining polysilicon 7 and the silicon dioxide 6 that has shallow ridges, as shown in Figure 9;
(7) be not etched away the polysilicon 7 that the silicon dioxide 6 that obtained by (5) step covers, thereby obtain floating boom 4, as shown in figure 10.
The floating gate flash memory device of producing by said method can increase substantially flush memory device and " write " operating efficiency with " wipings ", thus the performance of raising device.

Claims (2)

1. floating gate flash memory device, comprise source electrode and drain electrode, above gap between described source electrode and the drain electrode, be provided with multi-crystal silicon floating bar and control gate, be separated with silicon dioxide layer between described floating boom and described source electrode and the drain electrode, it is characterized in that, described floating boom is " recessed " font of the wedge angle of the oriented upper process in two ends, and described control gate covers described floating boom fully, is separated with silicon dioxide between described floating boom and the described control gate.
2. floating gate flash memory device according to claim 1 is characterized in that, the lower edge of described control gate is flat.
CNA2006101194014A 2006-12-11 2006-12-11 Floating gate flash memory device Pending CN101202309A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA2006101194014A CN101202309A (en) 2006-12-11 2006-12-11 Floating gate flash memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2006101194014A CN101202309A (en) 2006-12-11 2006-12-11 Floating gate flash memory device

Publications (1)

Publication Number Publication Date
CN101202309A true CN101202309A (en) 2008-06-18

Family

ID=39517357

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2006101194014A Pending CN101202309A (en) 2006-12-11 2006-12-11 Floating gate flash memory device

Country Status (1)

Country Link
CN (1) CN101202309A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108336086A (en) * 2017-01-17 2018-07-27 中芯国际集成电路制造(上海)有限公司 A kind of semiconductor devices and preparation method thereof, electronic device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108336086A (en) * 2017-01-17 2018-07-27 中芯国际集成电路制造(上海)有限公司 A kind of semiconductor devices and preparation method thereof, electronic device
CN108336086B (en) * 2017-01-17 2021-03-19 中芯国际集成电路制造(上海)有限公司 Semiconductor device, manufacturing method thereof and electronic device

Similar Documents

Publication Publication Date Title
CN106711213A (en) Semiconductor element and manufacturing method thereof
CN101853814B (en) Method for making peripheral circuit device grid in flash memory
CN102696108A (en) Method of making a semiconductor structure useful in making a split gate non-volatile memory cell
WO2005122281A3 (en) Gate stack of nanocrystal memory and method for forming same
TWI251310B (en) Nonvolatile memory fabrication methods comprising lateral recessing of dielectric sidewalls at substrate isolation regions
CN100411151C (en) Method for manufacturing flash memory device
CN101136365B (en) Semiconductor device exhibiting reduced dielectric loss in isolation trenches and producing method thereof
TW201941409A (en) Twin bit non-volatile memory cells with floating gates in substrate trenches
US6482728B2 (en) Method for fabricating floating gate
JP2007258572A (en) Split-gate nonvolatile semiconductor memory device and manufacturing method therefor
CN101667581A (en) Separated grid type embedded layer float grid nonvolatile storage unit and manufacturing method thereof
CN110364531A (en) Memory and forming method thereof
CN101202309A (en) Floating gate flash memory device
CN101202311A (en) Floating gate flash memory device structure and method for making floating gate
CN101202307A (en) Floating gate flash memory device and method for making floating gate
TWI555213B (en) Flash memory structure and method of making the same
CN103022036A (en) Single-sided access device and fabrication method thereof
CN101432858A (en) Programming and erasing structure for a floating gate memory cell and method of making
CN103295889B (en) Fin-shaped active area is prepared the method for high-K metal gate
CN100546016C (en) Make the method for semiconductor device
CN101908488B (en) Ditching type metal-oxide semiconductor assembly manufacturing method
CN101202308A (en) Floating gate flash memory device structure
CN100559568C (en) The manufacture method of nonvolatile semiconductor memory member
CN209496872U (en) A kind of memory
CN101179017A (en) Manufacturing method of floating gate tip of separate gate

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Open date: 20080618