CN100592274C - Method for converting data between interface of parallel processor and AHB interface of AMBA in RISC system - Google Patents

Method for converting data between interface of parallel processor and AHB interface of AMBA in RISC system Download PDF

Info

Publication number
CN100592274C
CN100592274C CN200710045571A CN200710045571A CN100592274C CN 100592274 C CN100592274 C CN 100592274C CN 200710045571 A CN200710045571 A CN 200710045571A CN 200710045571 A CN200710045571 A CN 200710045571A CN 100592274 C CN100592274 C CN 100592274C
Authority
CN
China
Prior art keywords
interface
data
ahb
amba
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN200710045571A
Other languages
Chinese (zh)
Other versions
CN101382924A (en
Inventor
陈庆宁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Spreadtrum Communications Shanghai Co Ltd
Original Assignee
Shanghai Mobilepeak Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Mobilepeak Semiconductor Co Ltd filed Critical Shanghai Mobilepeak Semiconductor Co Ltd
Priority to CN200710045571A priority Critical patent/CN100592274C/en
Publication of CN101382924A publication Critical patent/CN101382924A/en
Application granted granted Critical
Publication of CN100592274C publication Critical patent/CN100592274C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Information Transfer Systems (AREA)

Abstract

The invention relates to a method for switching data between an AHB interface of AMBA and a parallel processor interface in an RISC system, which comprises the following steps: data switching group quantity in a single operation between a high-grade high-speed bus interface of a high-grade microcontroller bus framework and a general-purpose parallel microprocessor interface is determined, data transmitted by the high-grade high-speed bus of the high-grade microcontroller bus framework are switched into grouped data at the general-purpose parallel microprocessor interface according to the dataswitching group quantity, and the grouped data are transmitted by the general-purpose parallel microprocessor interface. With the adoption of the method for switching data between the AHB interface ofAMBA and the parallel processor interface in an RISC system, the operation of data switching and transmission can be finished in a single operation by the AHB interface of the AMBA, thus greatly saving AMBA AHB bus resources of RM and effectively improving the transmission efficiency of data switching between interfaces. In addition, the method for switching data between the AHB interface of AMBAand the parallel processor interface in the RISC system is convenient and rapid in use, and has stable and reliable work performance and wider application scope.

Description

The method of data-switching between the AHB interface of AMBA and paralleling microprocessor interface in the RISC system
Technical field
The present invention relates to field risc processor (RM) system field, be particularly related in the risc processor system data conversion technique field between interface type, specifically be meant the method for data-switching between the AHB interface of AMBA in a kind of RISC system and paralleling microprocessor interface.
Background technology
Continuous development along with The present computer technology, more and more used the risc processor system in every field, and in this RM system, the most widely used interface is AMBA (Advanced Microcontroller Bus Architecture, Advanced Microcontroller Bus Architecture) (the Advanced High Speed Bus of the AHB in, senior high-speed bus (AHB) interface, and seeing also shown in Figure 1ly for the exemplary interface sequential of the AHB interface among the AMBA, it is mainly used on the interface between RM and the subordinate device.And that the exemplary interface sequential of PARALLEL HOST (general paralleling microprocessor interface) sees also is shown in Figure 2, and this interface mainly is to be applied on the Microprocessor Interface.
In the prior art, often need the AMBAAHB interface data is converted to the interface data of PARALLEL HOST, and conventional way is the transmission (shown in Fig. 2) that the read-write operation of AHB interface (shown in Fig. 1) of AMBA is converted to one group of PARALLELHOST interface; If this PARALLEL HOST interface bus width is less, for example is 8bits, and the every group address and the data of transmission also have only 8bits, and the AMBA bus is 32bits; If then each AMBA bus AHB interface read-write operation corresponding conversion becomes the transmission of one group of PARALLEL HOST interface, so the AMBA AHB transmission that needs 4 times altogether operation just can be finished 32bits data, thereby the efficient of data-switching is lower.
Summary of the invention
The objective of the invention is to have overcome above-mentioned shortcoming of the prior art, a kind of transfer efficiency that can effectively improve data-switching between interface is provided, saves the system bus resource, convenient to use, stable and reliable working performance, the scope of application method of data-switching between the AHB interface of AMBA and paralleling microprocessor interface in the RISC system comparatively widely.
In order to realize above-mentioned purpose, in the RISC of the present invention system between the AHB interface of AMBA and paralleling microprocessor interface the method for data-switching as follows:
Data transfer device between this risc processor system senior high speed bus interface of middle-and-high-ranking microcontroller bus architecture and general paralleling microprocessor interface, its principal feature is that described method may further comprise the steps:
(1) system determines the single job data-switching group number between senior high speed bus interface of Advanced Microcontroller Bus Architecture and general paralleling microprocessor interface;
(2) system is according to described data-switching group number, and the data that the senior high-speed bus of Advanced Microcontroller Bus Architecture is transmitted are converted to the integrated data on the general paralleling microprocessor interface;
(3) described integrated data is transmitted by general paralleling microprocessor interface in system.
The system of the data transfer device between this risc processor system senior high speed bus interface of middle-and-high-ranking microcontroller bus architecture and general paralleling microprocessor interface determines that the single job data-switching group number between senior high speed bus interface of Advanced Microcontroller Bus Architecture and general paralleling microprocessor interface may further comprise the steps:
(1) system obtains the bit wide B of the senior high-speed bus transmitting data of Advanced Microcontroller Bus Architecture 1
(2) system obtains the bit wide B of every group of data on the general paralleling microprocessor interface 2
(3) system determines that according to following formula the single job data-switching group between senior high speed bus interface of Advanced Microcontroller Bus Architecture and general paralleling microprocessor interface counts T:
T=[B 1/ B 2]+1; Wherein [] is following rounding operation.
Adopted the method for data-switching between the AHB interface of AMBA in the RISC system of this invention and paralleling microprocessor interface, because system can determine that single job data-switching group between the two counts T according to the bit wide of every group of data on the bit wide of senior high-speed bus (AHB) transmitting data of Advanced Microcontroller Bus Architecture (AMBA) and the general paralleling microprocessor interface, thereby the AHB interface single job that only needs AMBA just can be finished data-switching and transmission operation, thereby saved the AMBA ahb bus resource of RM greatly, effectively improved the transfer efficiency of data-switching between interface; And convenient to use, stable and reliable working performance, the scope of application are comparatively extensive.
Description of drawings
Fig. 1 is the AHB interface typical case sequential chart of AMBA of the prior art.
Fig. 2 is PARALLEL HOST interface 80 a patterns typical case sequential chart of the prior art.
Fig. 3 a is the sequential chart that the ahb bus of AMBA writes data in the method for data-switching between the AHB interface of AMBA in the RISC of the present invention system and paralleling microprocessor interface.
Fig. 3 b is the PARALLEL HOST interface sequential chart of respectively organizing data of output continuously in the method for data-switching between the AHB interface of AMBA in the RISC of the present invention system and paralleling microprocessor interface.
Fig. 3 c is the whole sequential chart of data transmission emulation of the method for data-switching between the AHB interface of AMBA in the RISC of the present invention system and paralleling microprocessor interface.
Embodiment
In order more to be expressly understood technology contents of the present invention, describe in detail especially exemplified by following examples.
Data transfer device between this risc processor system senior high speed bus interface of middle-and-high-ranking microcontroller bus architecture and general paralleling microprocessor interface may further comprise the steps:
(1) system determines the single job data-switching group number between senior high speed bus interface of Advanced Microcontroller Bus Architecture and general paralleling microprocessor interface, may further comprise the steps:
(a) system obtains the bit wide B of the senior high-speed bus transmitting data of Advanced Microcontroller Bus Architecture 1
(b) system obtains the bit wide B of every group of data on the general paralleling microprocessor interface 2
(c) system determines that according to following formula the single job data-switching group between senior high speed bus interface of Advanced Microcontroller Bus Architecture and general paralleling microprocessor interface counts T:
T=[B 1/ B 2]+1; Wherein [] is following rounding operation;
(2) system is according to described data-switching group number, and the data that the senior high-speed bus of Advanced Microcontroller Bus Architecture is transmitted are converted to the integrated data on the general paralleling microprocessor interface;
(3) described integrated data is transmitted by general paralleling microprocessor interface in system.
In the middle of practical application, see also shown in Fig. 3 a, AMBA bus has wherein write one group of data: address " DHADDR " is 0X14 (only getting least-significant byte), and data " DHWDATA " are 0X12345678.
See also shown in Fig. 3 b, through after the data-switching, interface has been exported 4 groups of data continuously with the sequential of PARALLEL HOST again.
Simultaneously, the whole sequential chart of the above operating process of method of the present invention sees also shown in Fig. 3 c.
Method of the present invention has been considered the bit wide of every group of data on the bit wide of AMBA ahb bus transmitting data and the PARALLEL HOST interface simultaneously, thereby can will all be converted to PARALLEL HOST interface operation with the valid data on the AMBA ahb bus.
For example, in above operating process: the data of having transmitted 32 bit wides on the AMBA ahb bus, and every group of data of PARALLELHOST interface are 8 bit wides, then this time AMBA AHB operation will be converted to 4 groups of PARALLEL HOST transmission, so just only need the single job of AMBA ahb bus just can finish the transmission of 32bits data, saved the AMBA ahb bus resource of RM greatly.
Adopted the method for data-switching between the AHB interface of AMBA in the RISC system of this invention and paralleling microprocessor interface, because system can determine that single job data-switching group between the two counts T according to the bit wide of every group of data on the bit wide of senior high-speed bus (AHB) transmitting data of Advanced Microcontroller Bus Architecture (AMBA) and the general paralleling microprocessor interface, thereby the AHB interface single job that only needs AMBA just can be finished data-switching and transmission operation, thereby saved the AMBA ahb bus resource of RM greatly, effectively improved the transfer efficiency of data-switching between interface; And convenient to use, stable and reliable working performance, the scope of application are comparatively extensive.
In this instructions, the present invention is described with reference to its certain embodiments.But, still can make various modifications and conversion obviously and not deviate from the spirit and scope of the present invention.Therefore, instructions and accompanying drawing are regarded in an illustrative, rather than a restrictive.

Claims (1)

1, the Advanced High-performance Bus interface of the middle-and-high-ranking microcontroller bus architecture of a kind of risc processor system and the data transfer device between general paralleling microprocessor interface is characterized in that described method may further comprise the steps:
(1) system determines the Advanced High-performance Bus interface of Advanced Microcontroller Bus Architecture and the single job data-switching group number between general paralleling microprocessor interface, may further comprise the steps:
(a) system obtains the bit wide B of the Advanced High-performance Bus transmitting data of Advanced Microcontroller Bus Architecture 1
(b) system obtains the bit wide B of every group of data on the general paralleling microprocessor interface 2
(c) system determines that according to following formula the Advanced High-performance Bus interface of Advanced Microcontroller Bus Architecture and the single job data-switching group between general paralleling microprocessor interface count T:
If B 1Can't be by B 2Divide exactly, then:
T=[B 1/ B 2]+1; Wherein [] is following rounding operation;
If B 1Can be by B 2Divide exactly, then:
T=B 1/B 2
(2) system is according to described data-switching group number, and the data that Advanced High-performance Bus transmitted of Advanced Microcontroller Bus Architecture are converted to integrated data on the general paralleling microprocessor interface;
(3) described integrated data is transmitted by general paralleling microprocessor interface in system.
CN200710045571A 2007-09-04 2007-09-04 Method for converting data between interface of parallel processor and AHB interface of AMBA in RISC system Active CN100592274C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200710045571A CN100592274C (en) 2007-09-04 2007-09-04 Method for converting data between interface of parallel processor and AHB interface of AMBA in RISC system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200710045571A CN100592274C (en) 2007-09-04 2007-09-04 Method for converting data between interface of parallel processor and AHB interface of AMBA in RISC system

Publications (2)

Publication Number Publication Date
CN101382924A CN101382924A (en) 2009-03-11
CN100592274C true CN100592274C (en) 2010-02-24

Family

ID=40462769

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200710045571A Active CN100592274C (en) 2007-09-04 2007-09-04 Method for converting data between interface of parallel processor and AHB interface of AMBA in RISC system

Country Status (1)

Country Link
CN (1) CN100592274C (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112965924B (en) * 2021-02-26 2023-02-24 西安微电子技术研究所 AHB-to-AXI bridge and aggressive processing method

Also Published As

Publication number Publication date
CN101382924A (en) 2009-03-11

Similar Documents

Publication Publication Date Title
CN109828941B (en) AXI2WB bus bridge implementation method, device, equipment and storage medium
CN101382927B (en) High speed serial peripheral interface circuit integrated in chip
CN102621974B (en) Industrial automatic real-time control device and method based on communication bus
CN1851682A (en) Method for realizing serial peripheral unit interface
CN112035388B (en) High-performance encryption and decryption method based on PCI-e channel
CN103714027A (en) Data transmission method and device for direct memory access controller
CN110635985A (en) FlexRay-CPCIe communication module
CN100592274C (en) Method for converting data between interface of parallel processor and AHB interface of AMBA in RISC system
CN105786741A (en) SOC high-speed low-power-consumption bus and conversion method
Morales et al. A low-area direct memory access controller architecture for a RISC-V based low-power microcontroller
CN103222286A (en) Route switching device, network switching system and route switching method
CN100541469C (en) Host access interface and its implementation
CN207337649U (en) A kind of LXI data collectors of high-speed transfer
CN203191887U (en) Multi-channel bus converter board card based on field programmable gate array (FPGA)
CN1292362C (en) Serial port extended chip
CN102541788A (en) APB (advanced peripheral bus) bridge and method for executing reading or writing by using APB bridge
CN108804361A (en) A kind of PCIE switches based on VPX bus architectures
CN205091735U (en) Novel extension module based on QPI bus realizes extend system memory
CN103810142B (en) Reconfigurable system and construction method thereof
CN105740179A (en) Parallel data acquisition system
CN201374707Y (en) PCI external interface device from PCI bus communication to optical fiber communication
CN202976846U (en) U-disc data processing system
CN112989748A (en) Integrated circuit capable of reducing wiring quantity
CN201159878Y (en) PCIE card slot adapter
CN102819509B (en) SimpCon/AHB bus interface and Java processor system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20170626

Address after: 201203 Shanghai Zhangjiang High Tech Park of Pudong New Area Chunxiao Road No. 439 Building No. 2

Patentee after: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd.

Address before: The Zhangjiang hi tech park Shanghai City Chenhui road 201203 Lane 377 No. 42

Patentee before: Shanghai Mobilepeak Semiconductor Co.,Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20190311

Address after: 101399 Building 8-07, Ronghui Garden 6, Shunyi Airport Economic Core Area, Beijing

Patentee after: Xin Xin finance leasing (Beijing) Co.,Ltd.

Address before: 201203 No. 439 Chunxiao Road, Zhangjiang High-tech Park, Pudong New Area, Shanghai

Patentee before: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd.

EE01 Entry into force of recordation of patent licensing contract
EE01 Entry into force of recordation of patent licensing contract

Application publication date: 20090311

Assignee: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd.

Assignor: Xin Xin finance leasing (Beijing) Co.,Ltd.

Contract record no.: X2021110000008

Denomination of invention: Method of data conversion between AMBA AHB interface and parallel processor interface in RISC system

Granted publication date: 20100224

License type: Exclusive License

Record date: 20210317

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20221020

Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech park, Spreadtrum Center Building 1, Lane 2288

Patentee after: SPREADTRUM COMMUNICATIONS (SHANGHAI) Co.,Ltd.

Address before: 101399 Building 8-07, Ronghui Garden 6, Shunyi Airport Economic Core Area, Beijing

Patentee before: Xin Xin finance leasing (Beijing) Co.,Ltd.