CN100515330C - Electrocerebral detecting device with combined hardware and software - Google Patents
Electrocerebral detecting device with combined hardware and software Download PDFInfo
- Publication number
- CN100515330C CN100515330C CNB2006100276553A CN200610027655A CN100515330C CN 100515330 C CN100515330 C CN 100515330C CN B2006100276553 A CNB2006100276553 A CN B2006100276553A CN 200610027655 A CN200610027655 A CN 200610027655A CN 100515330 C CN100515330 C CN 100515330C
- Authority
- CN
- China
- Prior art keywords
- amplifier
- main control
- amplification
- circuit
- connects
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Measurement And Recording Of Electrical Phenomena And Electrical Characteristics Of The Living Body (AREA)
Abstract
The electrocerebral detecting device with combined hardware and software includes one acquisition amplifier and communication medium. The acquisition amplifier includes a multiplex pre-amplifier unit, an A/D converter unit and a main control unit. The multiplex pre-amplifier unit has an amplification power of 80-500, its S/H circuit is controlled with the sample signal from the main control unit for sync multiplex sampling, and the multiplex held voltages are gated to the identical ADC chip for A/D conversion in the accuracy of 16-24 bit through an analog demultiplexer. The main control unit is one DSP circuit with main control module, digital filter circuit and trap circuit module. The present invention has relatively low amplification power, simple circuit structure, flexible system structure configuration and high precision.
Description
Technical field
The present invention relates to a kind of novel brain electro-detection technology, adopted the EEG checking device of this technology to have simple in structure, stable high, use flexible characteristic.
Background technology
The cardinal principle of conventional digitized electroencephalograph is as shown in figure 11: carry out about about 100 times amplification from the faint EEG signals that scalp electrode is introduced through pre-amplification circuit, enter back level multiple-stage filtering and amplifying circuit then, for EEG signals being amplified to the degree that acquisition chip can be differentiated, need about 1～50,000 times total magnification.EEG signals after amplification filtering enters the A/D conversion, and the data after the conversion are sent in the computer by various communication medias and handle.
In the signal that electrode for encephalograms is introduced, except useful EEG signals, also contain a large amount of interfering signals and artefact.Therefore, require preamplifier to have low noise, high input impedance, high cmrr, the high performance instrument amplifier of current general employing is realized.Even satisfied these requirements, but in the output of preamplifier, still contain remaining interfering signal and artefact unavoidably, these signals even also stronger than useful EEG signals sometimes, and the existence of these signals is easy to make the active filter circuit of back level amplification saturated, when circuit was saturated, brain electric information was also all lost, and can't recover.When saturation depth is dark, can cause that the recovery of amplifier becomes very long.
In addition, total magnification is excessive and filtering progression is too much, causes the instability of signalling channel easily, is easy to produce self-excitation and drift.And circuit structure is quite complicated, device is selected to require very high, has caused the difficulty of production, debugging, and yield rate is low.
Summary of the invention
In sum, how to overcome conventional digital brain electro-detection and must make amplification greater than 10000 times of difficulties that cause on the circuit design owing to detecting feeble computer signals, exist the amplifying circuit dynamic range little, easily saturated, recovery time long, be subject to shortcomings such as interference, production and processing difficulty.These all are technical problems to be solved by this invention, for this reason, the object of the present invention is to provide a kind of that can combine with computer, simple in structure, stable height, production and processing EEG checking device easily, it combines with host computer, carries out date processing.
Technology of the present invention solve thinking be for solve the existing dynamic range of conventional brain electricity equipment little, easily saturated, recovery time long, be vulnerable to shortcoming such as interference, detection method to the brain electricity is improved, to have simplified the structure of hardware simulation part, reduce the amplification of hardware, adopt high-precision A/D conversion and over-sampling technique, and, make more brain electric information enter into collecting part with respect to the bandwidth that conventional brain electricity equipment has been widened amplification channel.Major part can be finished in software the processing of EEG signals, thereby the motility of system is also improved greatly.
Adopting over-sampling technique, according to Shannon's theorems, is the signal of f for frequency, obtain correct sampled signal, and sample frequency fs must be greater than 1/2f, according to the useful frequency of this theorem brain electricity greatly below 60Hz.Therefore, as long as the sample frequency of digitized EEG checking device is just passable greater than 120Hz.But owing to have A/D transformed error and switching noise etc., if sample frequency low excessively (as: 128Hz) can cause the waveform distortion.The oversampling technique that the present invention adopts, adopt the very high sample frequency of frequency exactly, for example: 10KHz, EEG signals is sampled, pass through certain algorithm process then, can reduce of the influence of the noise of A/D conversion greatly, and also make the anti-Filter Design that changes of mixing to become very simple because sample frequency is very high to the collection waveform.
Preposition amplification: the EEG signals of being introduced by the electrode that is attached to the human body scalp at first enters preamplifier, because being accompanied by EEG signals can have a lot of interference and artefact to be introduced into amplifier simultaneously, the signal that these are useless even than the big hundreds of of EEG signals amplitude even thousands of times also will have high noise immunity and tolerance so require preamplifier can detect faint useful signal.In order to reach these requirements, preamplifier must have high input impedance, high cmrr.For make amplifier when the large-signal not by saturated, even there are some interfering signals to exist, also can remove interfering signal by modes such as digital filterings.Therefore, preposition amplification can not be too big, and the present invention has adopted voltage amplification factor, and to be 80 instrument amplifier mostly be 500 times and get final product as preposition being amplified to.Preamplifier has the dynamic range of 60mVp-p, that is to say: as long as the amplitude of interference or artefact is not more than 60mV, amplifier is the energy operate as normal just, and they are after process A/D conversion, pass through the software filtering on computers, thereby obtain high-quality brain wave patterns.
Anti-mix repeatedly filtering: the frequency range of general EEG signals is below 60Hz, and this wave filter is used for the useless signal of filtering high frequency, avoids high-frequency signal to make the A/D sample circuit produce aliasing in spectra.
Sampling keeps: each passage is sampled at synchronization, guarantee the synchronicity of each channel sample.
Passage switches: make A/D conversion chip of a plurality of channel multiplexings.
High-precision A/D conversion: sampling with high precision (more than 18) has guaranteed the resolution to signal, makes the EEG signals that also can differentiate the microvolt level under the very little situation of hardware amplification.
Transmission: transmission can be selected various ways, has adopted modes such as USB, optical fiber in the product of the present invention, makes data can be delivered to host computer, handles.
In sum, technical scheme of the present invention is as follows:
According to a kind of hardware of the present invention and the bonded EEG checking device of software, comprise the collection amplifier and the communication media that connect with data flow successively, this collection amplifier comprises the preposition amplifier section of multichannel, analog digital conversion part and the main control part that connects with circuit successively, the main tool amplifier of the preposition amplifier section in each road in the preposition amplifier section of this multichannel, connect the anti-of this amplifier and mix repeatedly wave filter and be connected this anti-repeatedly sampling hold circuit of wave filter that mixes, characteristics are:
A. the amplification of this amplifier is 80-500;
B. this sampling hold circuit sampled signal of provided by main control part is controlled, and each passage is sampled at synchronization;
C. Analog to Digital Converter section comprises multiselect one analog switch and ADC chip that connects with circuit, and the channel selecting end of this multiselect one analog switch connects the numbering signal output part of main control part; And each input connects the outfan of the sampling hold circuit of each passage respectively; And outfan then connects the input of ADC chip, and the A/D conversion figure place of this ADC chip and the amplification of amplifier adapt;
D. this main control part is a dsp chip, is provided with main control module in it, and the data acquisition of gathering amplifier operation is provided; Be provided with digital filter and wave trap functional module and filtering submodule in it, carry out filtering operation;
E. sample frequency is at least 10KHZ.
Particularly, the amplification of this amplifier＜100 just are the one-level preamplifier; If the amplification K of amplifier is that 100≤K≤500 are item for to be made of multistage amplifier;
The A/D of the amplification of this amplifier and the ADC chip conversion figure place amplification that is meant amplifier that adapts is 80, and then the A/D of ADC conversion figure place is at least 20bit; Amplification is 500, and then ADC gets 16bit.
Described communication media is with USB or optical fiber mode, multiple tracks brain wave acquisition data is delivered to host computer by main control part carry out date processing.
Advantage of the present invention is tabulated in following:
Performance relatively
| Traditional EEG checking device | EEG checking device of the present invention | |
| Amplification | More than 10000 | Below 500 |
| Dynamic range | Less than 500uVp-p | About 60mV |
| Sample frequency | Below the 1KHz | 10KHz |
| Filtering Processing | Hardware circuit filtering need be carried out device matching, and yield rate is low, and the production difficulty is big; | Software processes does not need to carry out device matching, and the yield rate height is easily produced. |
| Artefact suppresses | A little less than, artefact is easy to cause that amplifier is saturated. | By force, dynamic range is big, is difficult for causing that amplifier is saturated, can use software filtering artefact. |
| Date processing | Software processes | Software processes |
| Structure | The hardware circuit complexity | Circuit is simple, volume is little |
| Motility | Difference | High |
Description of drawings
Fig. 1 is a system structure sketch map of the present invention;
Fig. 2 is an embodiments of the invention system structure electrical schematic diagram;
Fig. 3 is the circuit theory diagrams of preposition amplifier section of the present invention;
Fig. 4 is the digital-to-analogue conversion partial circuit figure of the embodiment of the invention;
Fig. 5 is a DSP circuit diagram of the present invention;
Fig. 6 is a USB communication part circuit diagram of the present invention;
Fig. 7 is a power pack circuit diagram of the present invention;
Fig. 8 is the main program flow chart of embodiments of the invention;
Fig. 9 is the generator flow chart of digital filter of the present invention and digital trap;
Figure 10 is a filter procedure flow chart of the present invention;
Figure 11 is the structural representation of traditional digitized electroencephalograph.
The specific embodiment
Provide one 8 examples of implementation of leading high-performance digitized electroencephalograph of the present invention according to Fig. 1-Figure 10 below, and described in detail, can be easier to understand architectural feature of the present invention and function characteristics in order that be convenient to those skilled in the art, rather than be used for limiting scope of the present invention.
See also Fig. 1, the present invention includes the collection amplifier 1, communication media 2 and the host computer 3 that connect with data flow successively.
See also Fig. 2, it has shown in the present embodiment that 8 lead high performance digital collection amplifier, i.e. preposition amplifier section 11, analog digital conversion part 12 and the main control part 13 that connects with circuit successively.
See also Fig. 3, it shows the circuit theory diagrams in the preposition enlarging section 11, form owing to lead by 8 in the present embodiment, it all is to have identical circuit structure that 8 in leading each are led, single circuit theory diagrams of leading only are shown among the figure, as shown in the figure, preposition enlarging section 11, each road comprises the preamplifier 111 that connects with circuit successively, anti-repeatedly wave filter 112 and the sampling hold circuit 113 of mixing, wherein 8 road preamplifiers 111 mainly are made of Analogous Integrated Electronic Circuits AD620, amplification is 100, and the anti-wave filter 112 that mixes repeatedly is by capacitor C
3And resistance R
5The low pass filter of forming has 8 the tunnel; Sampling hold circuit 113 comprises isolation buffer operational amplifier U
2, switching tube Q
1And integrating circuit R
6C
4Form, connect 8 by integrating circuit and select 1 analog switching circuit U
3121, present embodiment uses oversampling technique, and sample frequency is 10KHZ.8 lead sampling simultaneously, by holding circuit 113 maintenances separately, select 1 analog switching circuit U by 8
3The control gating carries out the A/D conversion toward same modulus conversion chip AD7714 122 one by one, and AD7714 is 24bit in the present embodiment, in the present embodiment, to the switching tube Q in 8 passages
1Grid come switch by the sampling pulse that main control part 13 provides, sample at synchronization like this, can guarantee the synchronicity of each channel sample; Use A/D conversion chip of 8 channel multiplexing, solve artificial accuracy error.Present embodiment uses AD7714,24bit, high-precision A/D conversion, assurance is to the resolution of feeble computer signals, pro-is put under the situation of times magnification very little (amplification is 100), also can differentiate the EEG signals of microvolt level (peak-to-peak value is 3 μ V), in the present embodiment, preposition times magnification also can be 80; If use the 16bitA/D conversion chip, preposition amplification should be 500.Data after the conversion are sent into U
18, carry out date processing, as shown in Figure 5 U
18Be in the dsp chip TMS320VC5402 present embodiment of TI company production, the wave filter that use software filtering, trap, data replacement are made for conventional digital electroencephalograph use hardware, wave trap etc., these all can be realized in DSP, thereby original 3-5 level hardware active filter or trap circuit all can be replaced by the corresponding function module of software formula.Fig. 8, Fig. 9 and program flow program figure shown in Figure 10 can constitute corresponding functional modules and be installed in the main control part 13, and the main control part 13 in the present embodiment mainly is made of dsp chip, therefore.Press the master control function module 10 that Fig. 7 mastery routine 100 constitutes, press the break in service functional module 20 that Fig. 8 interrupt service routine 200 constitutes, and the digital filter 30 that constitutes by Fig. 9 filter procedure 300 all is installed in respectively in this dsp chip.
See also Fig. 6, it expresses USB communication part 2, U as shown in the figure in the present embodiment
21Have a USB2.0 interface CPU for what CYPRESS company produced, finish USB work communication at present embodiment.
See also Fig. 7, it has provided 3.3v, the 1.8v that the digital circuit use is provided and has been applicable to the VDD power supply that analog circuit uses.
In the present embodiment, the product that provides is delivered to host computer with the EEG signals data of gathering and handles in the USB mode, also can adopt the optical fiber mode that eeg data is delivered to host computer certainly and handle, these all are known technologies, have not just given unnecessary details herein.
Claims (4)
1, the bonded EEG checking device of a kind of hardware and software, comprise the collection amplifier (1) and the communication media (2) that connect with data flow successively, this collection amplifier (1) comprises the preposition amplifier section of multichannel (11), analog digital conversion part (12) and the main control part (13) that connects with circuit successively, the preposition amplifier section in each road in the preposition amplifier section of this multichannel (11) mainly comprises amplifier (111), connects the anti-mixed repeatedly wave filter (112) of amplifier (111) and is connected the anti-repeatedly sampling hold circuit (113) of wave filter (112) that mixes, it is characterized in that:
A. the amplification of this amplifier (111) is 80-500;
B. this sampling hold circuit (113) is subjected to the sampled signal control that main control part (13) provides, and each passage is sampled at synchronization;
C. Analog to Digital Converter section (12) comprises multiselect one analog switch (121) and an ADC chip (122) that connects with circuit, and the channel selecting end of this multiselect one analog switch (121) connects the coded signal outfan of main control part (13); And each input connects the outfan of the sampling hold circuit (113) of each passage respectively; And outfan then connects the input of ADC chip (122), and the A/D conversion figure place of this ADC chip (122) and the amplification of amplifier (111) adapt;
D. this main control part (13) is a dsp chip, is provided with main control module (10) in it, and the data acquisition of gathering amplifier (1) operation is provided; Be provided with digital filter and wave trap functional module (20) and filtering submodule (30) in it, carry out the digital filtering operation;
E. sample frequency is at least 10KHZ.
2, the bonded EEG checking device of hardware according to claim 1 and software is characterized in that, amplification＜100 of this amplifier (111) just are the one-level preamplifier; And amplification K is 100≤K≤500, and then this amplifier (111) is for to be made of multistage amplifier.
3, the bonded EEG checking device of hardware according to claim 1 and software, it is characterized in that, the amplification of this amplifier (111) and the A/D of the ADC chip conversion figure place amplification that is meant amplifications (111) that adapts is 80, and then the A/D of ADC changes figure place and is at least 20bit; If amplification is 500, then ADC gets 16bit.
4, the bonded EEG checking device of hardware according to claim 1 and software, it is characterized in that described communication media (2) carries out date processing for USB or optical fiber mode multiple tracks brain wave acquisition data being delivered to host computer (3) by main control part (13).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100276553A CN100515330C (en) | 2006-06-13 | 2006-06-13 | Electrocerebral detecting device with combined hardware and software |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100276553A CN100515330C (en) | 2006-06-13 | 2006-06-13 | Electrocerebral detecting device with combined hardware and software |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101088457A CN101088457A (en) | 2007-12-19 |
| CN100515330C true CN100515330C (en) | 2009-07-22 |
Family
ID=38942076
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100276553A Active CN100515330C (en) | 2006-06-13 | 2006-06-13 | Electrocerebral detecting device with combined hardware and software |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100515330C (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104173040B (en) * | 2014-09-11 | 2016-02-10 | 中山衡思健康科技有限公司 | Bio electricity gathers front-end circuit |
| CN105286793B (en) * | 2015-10-12 | 2020-08-28 | 深圳诺康医疗科技股份有限公司 | Physiological signal conditioning circuit and physiological signal acquisition system |
| CN115813406A (en) * | 2022-12-24 | 2023-03-21 | 北京津发科技股份有限公司 | EEG sensor circuit, method and device |
-
2006
- 2006-06-13 CN CNB2006100276553A patent/CN100515330C/en active Active
Non-Patent Citations (2)
| Title |
|---|
| 基于DSP的数字化脑电图仪的研究和实现. 马飞，1-14，暨南大学. 2005 |
| 基于DSP的数字化脑电图仪的研究和实现. 马飞，1-14，暨南大学. 2005 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101088457A (en) | 2007-12-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101889863B (en) | High-performance direct current amplification device for acquiring biological electric signals | |
| US20100308907A1 (en) | Type of High-Performance DC Amplification Device for Bioelectrical Signal Collection | |
| US20090018458A1 (en) | Pure digital medical amplifier for digitally acquiring, conditioning, storing, and transferring clinical and non-clinical biomedical signals | |
| CN100515330C (en) | Electrocerebral detecting device with combined hardware and software | |
| CN109381185A (en) | A kind of surface myoelectric signal collection apparatus | |
| CN101822540A (en) | Myoelectricity amplifier and method for sampling myoelectricity signals | |
| CN207444940U (en) | A kind of multichannel electrocardio and EEG signals detection device | |
| CN110840454A (en) | Electroencephalogram signal acquisition device and method | |
| CN102525453B (en) | Electroencephalogram detection device and method | |
| CN110840453A (en) | Circuit for collecting electroencephalogram signals and anti-interference method | |
| CN211293221U (en) | Integrated digital nuclear magnetic resonance imaging spectrometer | |
| CN105866557B (en) | A kind of realization GHZThe time of pulse percent of pass, energy bispectrum synchronized measurement system | |
| CN214794990U (en) | Pulse power supply data acquisition system | |
| CN102551709A (en) | Data acquisition circuit for electroencephalogram detection | |
| CN111436916A (en) | Analog front-end chip architecture for wearable three-dimensional pulse wave monitoring | |
| CN113208606A (en) | Analog front end AFE circuit for EEG signal acquisition | |
| CN105496403A (en) | USB (universal serial bus) brain electric signal acquisition system on basis of DSP (digital signal processing) framework | |
| CN207490873U (en) | A kind of high-precision electrocardioscanner | |
| CN107157478B (en) | Multichannel cortex electroencephalogram acquisition system based on capacitive electrodes | |
| CN220671929U (en) | Brain electricity control system | |
| CN114391855B (en) | Multichannel optic nerve electric signal acquisition device | |
| CN216718944U (en) | Sampling circuit for realizing analog quantity acquisition | |
| CN109620220A (en) | A kind of EEG and EIT signal synchronous collection device | |
| Ranjandish et al. | A 4-channel 5.04 μW 0.325 mm 2 Orthogonal Sampling-Based Parallel Neural Recording System | |
| CN103654766A (en) | Low-override amplification device for weak physiological signals |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C53 | Correction of patent for invention or patent application | ||
| CB03 | Change of inventor or designer information |
Inventor after: Mao Shunming Inventor after: Zhang Qunfeng Inventor after: Bai Chunxue Inventor after: Ren Chuancheng Inventor after: Wang Xuefeng Inventor before: Mao Shunming Inventor before: Zhang Qunfeng |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: INVENTOR; FROM: MAO SHUNMING ZHANG QUNFENG TO: MAO SHUNMING ZHANG QUNFENG BAI CHUNXUE REN CHUANCHENG WANG XUEFENG |
|
| C56 | Change in the name or address of the patentee | ||
| CP03 | Change of name, title or address |
Address after: 200245 No. 68, Nansha Road, Shanghai, Minhang District Patentee after: SHANGHAI NUOCHENG ELECTRIC CO., LTD. Address before: 200072, five building, 3201 Pu Xin building, Gonghe Road, Shanghai Patentee before: Shanghai Nuocheng Electric Co., Ltd. |