CN214794990U - Pulse power supply data acquisition system - Google Patents
Pulse power supply data acquisition system Download PDFInfo
- Publication number
- CN214794990U CN214794990U CN202121138778.0U CN202121138778U CN214794990U CN 214794990 U CN214794990 U CN 214794990U CN 202121138778 U CN202121138778 U CN 202121138778U CN 214794990 U CN214794990 U CN 214794990U
- Authority
- CN
- China
- Prior art keywords
- circuit
- filter
- input
- voltage
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The utility model discloses a pulse power supply data acquisition system, which comprises a voltage acquisition circuit, a current acquisition circuit and a controller; the voltage acquisition circuit comprises an isolation amplifying circuit, a first voltage following circuit and a first AD conversion circuit; the current acquisition circuit comprises a second voltage following circuit and a second AD conversion circuit; inputting a voltage signal at a detection point in the pulse power supply into an isolation amplifying circuit to eliminate common-mode voltage and carry out isolation; the signal processed by the isolation amplifying circuit is filtered by a first voltage follower circuit and then converted into a digital signal by a first AD conversion circuit to be input into a controller; the pulse current generated by the pulse power supply passes through the current sensor to detect an output voltage signal, is input to the second voltage follower circuit for filtering, and is converted into a digital signal through the second AD conversion circuit to be input to the controller. The utility model discloses can realize the real-time, the high-speed collection of electric current and voltage among the pulse power supply.
Description
Technical Field
The utility model belongs to the technical field of pulse power supply, concretely relates to pulse power supply data acquisition system.
Background
At present, electroplating is widely applied to surface anticorrosion treatment of printed circuit boards, chip packages, optoelectronic devices and key parts of certain weapons, and the plating layer is required to have good compactness and few surface defects. In the existing preparation methods, pulse plating, including unidirectional pulse and periodically reversed pulse plating, is a common and efficient method for obtaining high-quality coatings. Research finds that in the electroplating process, except the electroplating solution, the quality of the coating is greatly influenced by the current waveform parameters output by the pulse power supply, so the quality of the current waveform output by the pulse power supply directly determines the quality of the coating. At present, most of the existing pulse electroplating power supply systems are gold plating processes oriented to high power and high current, the precision of the output pulse current is low and can only reach tens of milliamperes at the lowest, and the compactness of the prepared gold plating layer cannot meet the gold plating requirement of precision parts. The reason that the precision of the pulse current output by the existing pulse electroplating power supply is not high is generally that the precision of a current sensor and an AD conversion chip adopted by the existing pulse electroplating power supply is not high enough, or the acquisition speed of parameters is slow, so that the control is relatively lagged. In order to obtain a pulse current with high enough precision, a current and voltage data acquisition system with high speed, accuracy, good real-time performance and good stability is required to be designed on the basis of a high-speed high-precision current sensor and an AD conversion chip.
SUMMERY OF THE UTILITY MODEL
In order to solve the problems of low precision and poor stability of pulse current in the existing pulse electroplating power supply, the utility model provides a pulse power supply data acquisition system. The utility model discloses realize the high-speed, the high accuracy collection of electric current and voltage in the pulse plating power.
The utility model discloses a following technical scheme realizes:
a pulse power supply data acquisition system comprises a voltage acquisition circuit, a current acquisition circuit and a controller;
the voltage acquisition circuit comprises an isolation amplifying circuit, a first voltage following circuit and a first AD conversion circuit;
the current acquisition circuit comprises a second voltage following circuit and a second AD conversion circuit;
a voltage signal at a detection point in the pulse power supply is input into the isolation amplifying circuit to eliminate common-mode voltage and isolate; the signal processed by the isolation amplifying circuit is filtered by the first voltage follower circuit, converted into a digital signal by the first AD conversion circuit and input into the controller;
the pulse current generated by the pulse power supply passes through the current sensor to detect an output voltage signal, and the voltage signal output by the current sensor is input to the second voltage follower circuit, filtered, converted into a digital signal by the second AD conversion circuit and input to the controller.
Preferably, the isolation amplifying circuit of the present invention comprises an isolation amplifier U3, an input end filtering module, and an output end filtering module;
after being input into the isolation amplifying circuit, the voltage signal is filtered by the input end filtering module and then enters the input end of the isolation amplifier U3;
and an output end output signal of the isolation amplifier U3 is filtered by the output end filtering module and then is output.
Preferably, the input end filtering module of the present invention includes a filtering resistor R8, a diode D5, and a filtering capacitor C51;
the filter capacitor C51 and the diode D5 are connected in parallel between one end of the filter resistor R8 and a power supply end; the other end of the filter resistor R8 is connected with the input end of the isolation amplifier U3; the common connection end of the filter capacitor C51, the diode D5 and the filter resistor R8 serves as the input end of the isolation amplifying circuit.
Preferably, the output end filtering module of the present invention includes a filter resistor R9, a filter resistor R10, a diode D6, and a filter capacitor C52;
the output end of the isolation amplifier U3 is connected with one end of the filter resistor R10, the other end of the filter resistor R10 is used as the output end of the isolation amplifying circuit and is connected with one end of the filter resistor R9, and the other end of the filter resistor R9 is grounded;
the filter capacitor C52 and the diode D6 are connected in parallel between the output of the isolation amplifier U3 and ground.
Preferably, the first voltage follower circuit and the second voltage follower circuit of the present invention have the same circuit structure, and include an amplifier U4, an input filter module and an output filter module;
an input signal of the voltage follower circuit is filtered by the input filter module and then input into the amplifier U4, and a signal output by an output end of the amplifier U4 is filtered by the output filter module and then output.
Preferably, the input filter module of the present invention includes a filter resistor R11, a diode D7, and a filter capacitor C58;
one end of the filter resistor R11 is used as a signal input end of the voltage follower circuit, and the other end of the filter resistor R11 is connected with the input end of the amplifier U4;
the diode D7 and the filter capacitor C58 are connected in parallel between the input of the amplifier U4 and ground.
Preferably, the output filter module of the present invention includes a filter resistor R12 and a filter capacitor C61;
one end of the filter resistor R12 is connected with the output end of the amplifier U4, the other end of the filter resistor R12 is connected with one end of the filter capacitor C61, and the other end of the filter capacitor C61 is grounded;
the common connection end of the filter resistor R12 and the filter capacitor C61 is used as a signal output end of the voltage follower circuit.
Preferably, the first AD conversion circuit and the second AD conversion circuit of the present invention have the same circuit structure, and include an AD conversion chip U5 and a filter capacitor C62;
the signal output by the voltage follower circuit is filtered by the filter capacitor C62 and then input into the AD conversion chip U5, and the AD conversion chip U5 converts the input analog signal into a digital signal and then inputs the digital signal into the controller through an SDO pin.
Preferably, the utility model discloses a controller realizes based on FPGA, AD conversion chip adopts AD 7895. The utility model discloses use FPGA as control core to adopt the precision high, the fast AD7985 of collection rate to found pulse power supply's collection system, realized gathering current and voltage high speed, high accuracy.
Preferably, the controller of the present invention controls the first AD conversion circuit and the second AD conversion circuit.
The utility model discloses have following advantage and beneficial effect:
1. the utility model can realize the real-time and high-speed acquisition of current and voltage in the pulse power supply;
2. the utility model discloses use FPGA as control core to adopt AD conversion chip and relevant filter isolation circuit of high sampling rate, high accuracy to make the electric current of gathering, voltage parameter precision higher.
3. The utility model discloses can realize the collection of multichannel electric current and multichannel voltage simultaneously, and the range of application is wide, can be applied to in the sampling of arbitrary high-speed high accuracy.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principles of the invention. In the drawings:
fig. 1 is a schematic block diagram of the data acquisition system of the present invention.
Fig. 2 is a schematic diagram of the isolation amplifying circuit of the present invention.
Fig. 3 is a schematic diagram of the voltage follower circuit of the present invention.
Fig. 4 is a schematic diagram of the AD conversion circuit of the present invention.
Fig. 5 is a schematic diagram of the data conversion process of the AD7985 chip of the present invention.
Detailed Description
Hereinafter, the terms "include" or "may include" used in various embodiments of the present invention indicate the existence of the functions, operations or elements of the present invention, and do not limit the addition of one or more functions, operations or elements. Furthermore, as used in various embodiments of the present invention, the terms "comprises," "comprising," "includes," "including," "has," "having" and their derivatives are intended to refer only to the particular feature, number, step, operation, element, component, or combination of the foregoing, and should not be construed as first excluding the existence of, or adding to, one or more other features, numbers, steps, operations, elements, components, or combination of the foregoing.
In various embodiments of the present invention, the expression "or" at least one of a or/and B "includes any or all combinations of the words listed simultaneously. For example, the expression "a or B" or "at least one of a or/and B" may include a, may include B, or may include both a and B.
Expressions (such as "first", "second", and the like) used in various embodiments of the present invention may modify various constituent elements in various embodiments, but may not limit the respective constituent elements. For example, the above description does not limit the order and/or importance of the elements described. The foregoing description is for the purpose of distinguishing one element from another. For example, the first user device and the second user device indicate different user devices, although both are user devices. For example, a first element could be termed a second element, and, similarly, a second element could be termed a first element, without departing from the scope of various embodiments of the present invention.
It should be noted that: if it is described that one constituent element is "connected" to another constituent element, the first constituent element may be directly connected to the second constituent element, and a third constituent element may be "connected" between the first constituent element and the second constituent element. In contrast, when one constituent element is "directly connected" to another constituent element, it is understood that there is no third constituent element between the first constituent element and the second constituent element.
The terminology used in the various embodiments of the invention is for the purpose of describing particular embodiments only and is not intended to be limiting of the various embodiments of the invention. As used herein, the singular forms are intended to include the plural forms as well, unless the context clearly indicates otherwise. Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the various embodiments of the present invention belong. The terms (such as those defined in commonly used dictionaries) should be interpreted as having a meaning that is consistent with their contextual meaning in the relevant art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein in various embodiments of the present invention.
To make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail below with reference to the following examples and drawings, and the exemplary embodiments and descriptions thereof of the present invention are only used for explaining the present invention, and are not intended as limitations of the present invention.
Examples
The embodiment provides a pulse power supply data acquisition system, which realizes high-speed and high-precision acquisition of current and voltage in a pulse electroplating power supply.
The data acquisition system of the present embodiment is shown in fig. 1, and the data acquisition system can simultaneously acquire current and voltage parameters. The voltage acquisition circuit mainly comprises an isolation amplifying circuit, a first voltage following circuit and a first AD conversion circuit, and the current acquisition circuit mainly comprises a second voltage following circuit and a second AD conversion circuit.
The working principle of the voltage acquisition circuit is as follows: and voltage signals of detection points in the pulse power supply enter an isolation amplifying circuit to eliminate common-mode voltage and carry out isolation, and then are filtered by a voltage follower circuit to carry out AD (analog-to-digital) conversion and input into the controller. The principle of the current acquisition circuit is as follows: when the pulse current generated by the pulse generating circuit flows through the Hall sensor, the induced current is converted into a voltage signal, and then the voltage signal enters the AD conversion circuit through the voltage following circuit to be subjected to analog-to-digital conversion and then is input into the controller.
The controller of the embodiment is realized based on an FPGA, and the time sequence generated by the FPGA is used to control an AD conversion circuit (an AD7985 chip) to perform analog-to-digital conversion on an analog signal into a digital signal, and then the digital signal is serially transmitted and input into the FPGA, wherein the AD7985 is a successive approximation type analog-to-digital converter which is fast, low in power consumption, single in power supply, precise in 16 bits, and 2.5MSPS at the maximum throughput rate.
As shown in fig. 2, the isolation amplifier circuit of this embodiment mainly includes an input-end filter module (mainly composed of a filter resistor R8, a diode D5, and a filter capacitor C51), an isolation amplifier U3(ISO124), and an output-end filter module (mainly composed of a filter resistor R9, a filter resistor R10, a diode D6, and a filter capacitor C52). Analog voltage signals at a detection point in the pulse power supply main circuit enter the isolation amplifying circuit and then are filtered through the input end filtering module to reduce clutter interference, then the signals enter the input end of the isolation amplifier U3, and the analog voltage signals are output from the output end of the isolation amplifier U3, filtered through the output end filtering module and then output to the first voltage follower circuit. The isolation amplifying circuit of the embodiment has the functions of preventing the data acquisition element from being influenced by potential destructive voltage, eliminating high common-mode voltage and improving detection precision.
As shown in fig. 2, the filter capacitor C51 and the diode D5 are connected in parallel between one end of the filter resistor R8 and the power supply terminal; the other end of the filter resistor R8 is connected with the input end of the isolation amplifier U3; the common connection end of the filter capacitor C51, the diode D5 and the filter resistor R8 serves as the input end of the isolation amplifying circuit. The output end of the isolation amplifier U3 is connected with one end of a filter resistor R10, the other end of the filter resistor R10 is used as the output end of the isolation amplifying circuit and is connected with one end of a filter resistor R9, and the other end of the filter resistor R9 is grounded; a filter capacitor C52 and a diode D6 are connected in parallel between the output of the isolation amplifier U3 and ground.
The first voltage follower circuit and the second voltage follower circuit of this embodiment have the same circuit structure, and specifically as shown in fig. 3, the voltage follower circuit of this embodiment mainly includes an amplifier U4, an input filter module (mainly composed of a filter resistor R11, a diode D7, and a filter capacitor C58), and an output filter module (mainly composed of a filter resistor R12 and a filter capacitor C61).
In the voltage acquisition circuit, an analog voltage signal output by the isolation amplifying circuit is input into the voltage follower circuit, and in the current acquisition circuit, a pulse current signal generated by a pulse power supply is detected by a Hall sensor, and the analog voltage signal output by the Hall sensor is input into the voltage follower circuit; and then the signal is filtered by the input filter module and then enters the input end of the amplifier U4, and the signal output by the output end of the amplifier U4 is filtered by the output filter module and then is output to the AD conversion circuit. The voltage follower circuit of this embodiment is used for keeping apart input end and output, improves the precision of signal, and the size that can also adjust the signal simultaneously is used for adapting to the input range of AD conversion chip, and for example the main circuit input voltage range of embodiment is 0 ~ 5V, and AD conversion chip input range is 0 ~ 5V, then amplifier U4 magnification in the voltage follower circuit is 1.
Specifically, as shown in fig. 3, in the present embodiment, one end of the filter resistor R11 is used as a signal input end of the voltage follower circuit, and the other end of the filter resistor R11 is connected to the input end of the amplifier U4; the diode D7 and the filter capacitor C58 are connected in parallel between the input end of the amplifier U4 and the ground; one end of the filter resistor R12 is connected with the output end of the amplifier U4, the other end of the filter resistor R12 is connected with one end of the filter capacitor C61, and the other end of the filter capacitor C61 is grounded; the common connection end of the filter resistor R12 and the filter capacitor C61 is used as a signal output end of the voltage follower circuit.
The first AD conversion circuit and the second AD conversion circuit of the present embodiment have the same circuit structure, and as shown in fig. 4, the AD conversion circuit of the present embodiment mainly includes an AD conversion chip U5 and a filter capacitor C62.
Signals output by the voltage follower circuit are filtered by a filter capacitor C62 and then input into an AD conversion chip U5, and the AD conversion chip U5 converts input analog signals into digital signals and then inputs the digital signals into a controller (FPGA) through an SDO pin for further processing.
In this embodiment, the AD7985 chip is controlled by the FPGA to implement analog-to-digital conversion, the conversion principle is shown in fig. 5, and after the initialization is completed, the AD7985 enters a conversion stage. In the transition phase, the SDO is in a high impedance state with no output. The conversion phase set by the AD7985 needs to last 300ns, and if the duration is less than 300ns, the conversion phase may not be completed and needs to be reconverted. After the conversion is completed, the AD7985 enters the acquisition phase. In the acquisition phase, the FPGA acquires 16-bit data bit by bit from the AD 7985. The acquisition stage set by the AD7985 at least needs to last for 640ns, if the duration of the acquisition stage is less than 640ns, data acquisition is possibly abnormal, and the acquisition is quitted and abnormal feedback is needed after the register is cleared. In order to improve the reliability of data, the design takes the average value of 30 samples as an actual value. After the data is collected for one time, the FPGA judges whether the sampling is finished for 30 times, if not, the register is accumulated and enters the conversion stage again to continue the sampling; if the process is finished, clearing the register after averaging. The logic design is suitable for collecting current and voltage.
The data acquisition system of the embodiment can be connected with the at least two current acquisition circuits and the at least two voltage acquisition circuits through the FPGA so as to realize the simultaneous acquisition of the at least two currents and the at least two voltages.
The above-mentioned embodiments, further detailed description of the objects, technical solutions and advantages of the present invention, it should be understood that the above description is only the embodiments of the present invention, and is not intended to limit the scope of the present invention, and any modifications, equivalent substitutions, improvements, etc. made within the spirit and principle of the present invention should be included in the scope of the present invention.
Claims (10)
1. A pulse power supply data acquisition system is characterized by comprising a voltage acquisition circuit, a current acquisition circuit and a controller;
the voltage acquisition circuit comprises an isolation amplifying circuit, a first voltage following circuit and a first AD conversion circuit;
the current acquisition circuit comprises a second voltage following circuit and a second AD conversion circuit;
a voltage signal at a detection point in the pulse power supply is input into the isolation amplifying circuit to eliminate common-mode voltage and isolate; the signal processed by the isolation amplifying circuit is filtered by the first voltage follower circuit, converted into a digital signal by the first AD conversion circuit and input into the controller;
the pulse current generated by the pulse power supply passes through the current sensor to detect an output voltage signal, and the voltage signal output by the current sensor is input to the second voltage follower circuit, filtered, converted into a digital signal by the second AD conversion circuit and input to the controller.
2. The pulse power supply data acquisition system according to claim 1, wherein the isolation amplifying circuit comprises an isolation amplifier U3, an input end filtering module and an output end filtering module;
after being input into the isolation amplifying circuit, the voltage signal is filtered by the input end filtering module and then enters the input end of the isolation amplifier U3;
and an output end output signal of the isolation amplifier U3 is filtered by the output end filtering module and then is output.
3. The pulse power supply data acquisition system according to claim 2, wherein the input end filter module comprises a filter resistor R8, a diode D5 and a filter capacitor C51;
the filter capacitor C51 and the diode D5 are connected in parallel between one end of the filter resistor R8 and a power supply end; the other end of the filter resistor R8 is connected with the input end of the isolation amplifier U3; the common connection end of the filter capacitor C51, the diode D5 and the filter resistor R8 serves as the input end of the isolation amplifying circuit.
4. The pulse power supply data acquisition system as claimed in claim 2, wherein the output end filter module comprises a filter resistor R9, a filter resistor R10, a diode D6 and a filter capacitor C52;
the output end of the isolation amplifier U3 is connected with one end of the filter resistor R10, the other end of the filter resistor R10 is used as the output end of the isolation amplifying circuit and is connected with one end of the filter resistor R9, and the other end of the filter resistor R9 is grounded;
the filter capacitor C52 and the diode D6 are connected in parallel between the output of the isolation amplifier U3 and ground.
5. The pulse power supply data acquisition system according to claim 1, wherein the first voltage follower circuit and the second voltage follower circuit have the same circuit structure and comprise an amplifier U4, an input filter module and an output filter module;
an input signal of the voltage follower circuit is filtered by the input filter module and then input into the amplifier U4, and a signal output by an output end of the amplifier U4 is filtered by the output filter module and then output.
6. The pulse power supply data acquisition system as claimed in claim 5, wherein the input filter module comprises a filter resistor R11, a diode D7 and a filter capacitor C58;
one end of the filter resistor R11 is used as a signal input end of the voltage follower circuit, and the other end of the filter resistor R11 is connected with the input end of the amplifier U4;
the diode D7 and the filter capacitor C58 are connected in parallel between the input of the amplifier U4 and ground.
7. The pulse power supply data acquisition system as claimed in claim 5, wherein the output filter module comprises a filter resistor R12 and a filter capacitor C61;
one end of the filter resistor R12 is connected with the output end of the amplifier U4, the other end of the filter resistor R12 is connected with one end of the filter capacitor C61, and the other end of the filter capacitor C61 is grounded;
the common connection end of the filter resistor R12 and the filter capacitor C61 is used as a signal output end of the voltage follower circuit.
8. The pulse power supply data acquisition system according to claim 1, wherein the first AD conversion circuit and the second AD conversion circuit have the same circuit structure, and comprise an AD conversion chip U5 and a filter capacitor C62;
the signal output by the voltage follower circuit is filtered by the filter capacitor C62 and then input into the AD conversion chip U5, and the AD conversion chip U5 converts the input analog signal into a digital signal and then inputs the digital signal into the controller through an SDO pin.
9. The pulse power supply data acquisition system according to claim 8, wherein the controller is implemented based on an FPGA, and the AD conversion chip employs AD 7895.
10. The pulse power data acquisition system according to claim 1, wherein the controller controls the first AD conversion circuit and the second AD conversion circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202121138778.0U CN214794990U (en) | 2021-05-25 | 2021-05-25 | Pulse power supply data acquisition system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202121138778.0U CN214794990U (en) | 2021-05-25 | 2021-05-25 | Pulse power supply data acquisition system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN214794990U true CN214794990U (en) | 2021-11-19 |
Family
ID=78697521
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202121138778.0U Active CN214794990U (en) | 2021-05-25 | 2021-05-25 | Pulse power supply data acquisition system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN214794990U (en) |
-
2021
- 2021-05-25 CN CN202121138778.0U patent/CN214794990U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101615010B (en) | Multi-path data acquiring system based on FPGA | |
| EP1842204B1 (en) | Sample and hold apparatus | |
| CN107666300A (en) | Signal filtering process Compare System based on analog-digital converter | |
| CN113156197A (en) | Pulse power supply data acquisition system | |
| CN205748484U (en) | A kind of multichannel data acquisition system based on FPGA | |
| CN214794990U (en) | Pulse power supply data acquisition system | |
| CN106059584A (en) | Sampling circuit and method for improving sampling resolution of sampling circuit | |
| CN101064513B (en) | Digital-to-analog conversion circuit and conversion method | |
| CN106571826B (en) | A kind of system and method improving single-chip microcontroller analog-digital converter dynamic range | |
| CN111157783A (en) | Control system for common acquisition of differential signal and waveform data | |
| CN207946514U (en) | A kind of more acquisition channel testers of electronic mutual inductor | |
| CN108241129A (en) | Switching power supply output filter capacitor monitoring device and method | |
| CN211908769U (en) | Industrial field bus multi-channel current loop communication signal acquisition circuit | |
| US5134403A (en) | High speed sampling and digitizing system requiring no hold circuit | |
| CN210961643U (en) | Food processing machine with current protection function | |
| CN115389811A (en) | Zero crossing point detection circuit | |
| CN112147399A (en) | Analog quantity acquisition module and type automatic identification circuit thereof | |
| CN103618552B (en) | A kind of system and method that analog signal sampling is realized based on high-speed bus | |
| CN209590112U (en) | A kind of small signal deteching circuit removing dead zone voltage | |
| CN208063179U (en) | A kind of gathered data processing system applied to security monitoring device | |
| CN104375164A (en) | Multi-channel pulse amplitude analyzer combined with single-ended to differential circuit | |
| CN108566203A (en) | A kind of collecting method and device | |
| CN101465650A (en) | Integral form analog-digital converter based on digital pulse-width modulation and analog-digital converting method | |
| CN211904519U (en) | Water pressure detection circuit and colony house rinse-system | |
| CN209787290U (en) | law enforcement instrument |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |