CN100461629C - A digital phase-lock amplifier - Google Patents
A digital phase-lock amplifier Download PDFInfo
- Publication number
- CN100461629C CN100461629C CNB2007100270655A CN200710027065A CN100461629C CN 100461629 C CN100461629 C CN 100461629C CN B2007100270655 A CNB2007100270655 A CN B2007100270655A CN 200710027065 A CN200710027065 A CN 200710027065A CN 100461629 C CN100461629 C CN 100461629C
- Authority
- CN
- China
- Prior art keywords
- signal
- multiplier
- digital
- output
- phase shifter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000011664 signaling Effects 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 8
- 230000035945 sensitivity Effects 0.000 claims description 7
- 238000012360 testing method Methods 0.000 claims description 5
- 230000008676 import Effects 0.000 claims 1
- 238000001514 detection method Methods 0.000 description 11
- 238000006243 chemical reaction Methods 0.000 description 7
- 230000010354 integration Effects 0.000 description 6
- 238000013461 design Methods 0.000 description 5
- 238000004088 simulation Methods 0.000 description 5
- 238000001914 filtration Methods 0.000 description 4
- 238000005259 measurement Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 3
- 238000011160 research Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000010363 phase shift Effects 0.000 description 2
- 238000012827 research and development Methods 0.000 description 2
- 238000005070 sampling Methods 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002389 environmental scanning electron microscopy Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000009776 industrial production Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000000053 physical method Methods 0.000 description 1
- 238000005381 potential energy Methods 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
Images
Landscapes
- Amplifiers (AREA)
Abstract
The related digital phase-locking amplifier for detecting and amplifying small signal comprises: a signal channel connecting the processor by and ADC, a reference channel, a signal processor, and a central controller, wherein the processor includes two-path multipliers, two-path integrators. a digital-controlled phase shifter to generate two-path outputs with one for multiplier and another first to a 90deg shifter then entering another multiplier. This invention takes the multiplication and integral calculation to the treated signal and reference signal.
Description
Technical field
The present invention relates to small-signal and survey multiplying arrangement field, a kind of digital lock-in amplifier of saying so more specifically.
Technical background
In recent years, the Detection of Weak Signals technology is to utilize electronics, information theory and physical method, analyze principle and rule that noise produces, the characteristics and the correlation of research measured signal, an emerging technology-oriented discipline of the small-signal that detection is flooded by noise background, lock-in amplifier has been widely used in the various fields such as industrial production, scientific research, Medical Devices as the common instrument of Detection of Weak Signals.For example, molecule speed mass spectrometer, ESEM (SEM), soft X-ray excited electrical potential energy spectrometer (SXAPS), Auger (Auger) electrospectrograph etc. have all adopted lock-in amplifier in together.The most methods of simulation that adopt of existing lock-in amplifier realize.
Summary of the invention
The present invention has designed a kind of digital lock-in amplifier, and digital lock-in amplifier is the improvement of simulation lock-in amplifier.Use state-of-the-art Digital Signal Processing, the research signal is carried out analog/digital conversion, utilize characteristics such as digital signal good stability, antijamming capability is strong, the mathematical logic computing is convenient to carry out data processing then.
The present invention is achieved through the following technical solutions its goal of the invention.
The digital lock-in amplifier of the present invention's design, comprise signalling channel, reference channel, four parts of signal processor and master controller, signalling channel is connected with signal processor by A/D converter, described signal processor comprises the multiplier that two-way is connected with A/D converter, the two-way integrator that is connected with multiplier, digital phase shifter and 90-degree phase shifter, reference channel forms two-way output through digital phase shifter, one the tunnel directly as the input of multiplier, and another road multiplier is imported again through behind the 90-degree phase shifter in another road, and the two-way integrator is respectively through forming two-way output behind two D/A converters.Signal converts digital signal to by A/D converter after amplifying through signalling channel, multiplies each other and integral operation with the reference signal of reference channel in the input signal processor again.Be a digital operation process completely, this is the maximum characteristics of digital lock-in amplifier.Because general analog multiplier and other analogue devices be subjected to external disturbance easily, and have temperature problem such as waft, in high-speed computation, accuracy can reduce greatly.These shortcomings are non-existent fully in digital system.With respect to analog signal, the antijamming capability of digital signal is very strong, particularly for the signal that changes at a high speed.Master controller is used for the automatic control to each module, with the control end of signalling channel and signal processor be connected
Described signalling channel comprises the numerical control narrow band filter and the numerical control attenuator circuit of analog gain circuit, high Q value.Numerical control narrow band filter centre frequency is by the reference frequency of master controller control automatic tracking system, and the noise filtering beyond the reference frequency, the Q value reaches 1, has improved the input noise tolerance limit of system greatly, makes the instrument scope of application wider.
The frequency range of the reference signal of reference channel is 800hz~20khz, and this scope has been included general optical detection, and the band limits of Materials Measurement, satisfies the teaching of suitable scope and uses with research and development, measures and use.Disturb owing to avoided the low-frequency range of 50hz, 100hz, system configuration is simplified greatly, and therefore the performance of product improves greatly in measuring range, and also the various lock-in amplifiers than external are low for price simultaneously.
The square wave reference signal of the design's digital phase shifter and 90-degree phase shifter output is transformed into corresponding sinusoidal reference ripple by transducer and the cosine reference wave is imported multiplier again.The two-way multiplication is respectively signal and sinusoidal reference ripple, cosine reference wave multiply each other, and output two-way result.Because there are characteristics such as certain instability and phase delay in analog multiplier, therefore general lock-in amplifier all is to adopt the reference signal and the input signal of square wave to multiply each other.Yet such way can cause the multiple harmonic of reference frequency in the input signal is loaded in the multiplied result, causes multiplied result and actual signal intensity to have certain deviation, and accuracy reduces.The digital lock-in amplifier of the present invention's design is reduced to sine wave and cosine wave to reference signal according to the frequency and the phase place of reference square-wave signal, and then carries out multiplication with input signal, has so just solved the defective that harmonic wave loads.
The present invention is described multiplier, integrator, and digital phase shifter, 90-degree phase shifter and transducer adopt programmable logic device to be packaged into a slice chip.Main arithmetic element is made into integrated chip, has very high antijamming capability.
Master controller is connected with the output that a LCDs is used for showing continuously two D/A converters.Adopt Trendline to show interior operating state of system's a period of time intuitively, for production surveying works such as infrared plated film, ac magnetic susceptibility have brought very big convenience; Simultaneously also be the information of a kind of hommization of bringing to operating personnel.
Analog gain circuit is provided with gain results output, and the numerical control narrow band filter is provided with automatic tracking filter output, and multiplier is provided with the output of phase sensitivity multiplication, and integrator is provided with integral result output.Handled easily personnel control and detection system operating state.
Analog gain circuit, numerical control narrow band filter and A/D converter are provided with the signal that is connected with master controller and overflow the test side, guarantee that signal is undistorted.
Description of drawings
Fig. 1 is a module diagram of the present invention;
Fig. 2 is the detailed system structure chart of Fig. 1;
Fig. 3 is a lock-in amplifier performance parameter graph of a relation;
Fig. 4 is the influence figure of narrow band filter to overload level.
Embodiment
The present invention is described further below in conjunction with accompanying drawing.
Digital lock-in amplifier as shown in Figure 1, comprise signalling channel 1, reference channel 2, signal processor 3 and 8 four major parts of master controller, the detection signal of simulation is from signalling channel 1 input, after signalling channel 1 amplification, convert digital signal to by A/D converter 4, input signal processor 3.Reference signal is amplified, after the shaping, filtering, is formed square wave input input signal processor 3 through reference channel 2.By signal processor 3 detection signal and reference signal are carried out forming two-way output after the computing, export the simulation output that two D/A converters 5 and 5 ' are transformed into X passage and Y passage, show continuously through master controller 8 and by LCDs 6.Master controller 8 is used for the automation control of system, is connected with the control end of signalling channel 1 with signal processor 3.
The particular hardware structure chart of digital lock-in amplifier of the present invention as shown in Figure 2.Signalling channel 1 comprises the numerical control narrow band filter 12 and the numerical control attenuator circuit 13 of analog gain circuit 11, high Q value.The major function of signalling channel 1 is that the detection signal of importing is carried out analog gain, because the amplitude of the detection signal of input is all smaller usually, generally at the mv or the uv order of magnitude, and signal all is imbedded in the various noises usually, therefore analog gain partly need be accomplished: the noise that internal system produces is low, and (frequency signal in addition of 800hz~10khz) filters the measuring frequency scope as far as possible.After the signal input, system can carry out high multiple gain (the native system maximum gain is 180dB), and the linearity that requires to gain is than higher.System has from the motion tracking narrow band filter, and promptly the reference frequency of numerical control narrow band filter 12 centre frequency automatic tracking systems is filtered external noise, has improved the input noise tolerance limit of system greatly, makes the instrument scope of application wider.Full scale sensitivity FS of the present invention is 10nv, and the system dynamics deposit is 53dB.
The problem of selecting for use about the Q value of numerical control narrow band filter 12.Lock-in amplifier is that a kind of high efficiency weak signal is extracted instrument, in fact is exactly the instrument of resisting various interference and noise.The ability of therefore resisting noise is the key parameter of lock-in amplifier.This parameter can be described with dynamic deposit.
The decibel value of the ratio of the incoming level FS when the overload level OVL that dynamic deposit is defined as lock-in amplifier exports with full scale, promptly
Dynamically deposit=201g (OVL/FS) (dB)
Concrete dynamic deposit, the relation between OVL, the FS are as shown in Figure 3.As shown in the figure, owing to contain noise in the input signal, and the power of noise is bigger than the power of actual signal usually.Can be learnt that by Fig. 3 dynamically deposit is big more, the ability that system suppresses noise is just strong more.In fact, because lock-in amplifier selects to suppress noise by frequency plot, therefore dynamic deposit is with frequency change.Among Fig. 4, left figure does not add numerical control narrow band filter 12, and signal is easy to just overflow.Right figure has added numerical control narrow band filter 12, and on the frequency range of certain width, OVL has had certain lifting.And the Q value of numerical control narrow band filter 12 is high more, and the scope that OVL promotes is big more, and middle depression is narrow more, shows that dynamic range has increased.Yet, because there is certain unsteadiness in common numerical control narrow band filter 12, cause the drift of centre frequency, the output signal instability, so the Q value of narrow band filter can not be too high.The digital lock-in amplifier of the present invention's design has added numerical control narrow band filter 12 systems.This system is undertaken digital control by single-chip microcomputer, guaranteed the stable of centre frequency fr, and filter has than higher Q value simultaneously, has reached the unification of system with stability.
The frequency range of the reference signal of input reference channel 1 is 800hz~20khz, and this scope has been included general optical detection, and the band limits of Materials Measurement, satisfies the teaching of suitable scope and uses with research and development, measures and use.Disturb owing to avoided the low-frequency range of 50hz, system configuration is simplified greatly, and therefore the performance of product improves greatly in measuring range, and also the various lock-in amplifiers than external are low for price simultaneously.Reference signal is through forming square-wave input signal processor 3 after signalling channel 1 amplification, shaping and the filtering.
The waveform equation of supposing input is:
S
i(t)=A
isin(ωt+φ)+B
i(t) (1)
Wherein ω is the reference frequency of system, A
iSin (ω t+ φ) is a signal section, B
i(t) be noise section
Reference signal is:
S
r(t)=A
rsin(ωt) (3)
Input signal and reference signal multiply each other in multiplier and are obtained by the integrator integration:
By result's equation as can be seen, result and time t are irrelevant, and with noise B
i(t) irrelevant.Just amplitude and the relative phase difference with signal has relation.
What use in the native system is binary channels phase sensitivity related operation, and the concrete operation result is as follows.
Reference signal becomes in the dual channel system
S
r(t)=A
rsin(ωt) (5)
S′
r(t)=A
rcos(ωt) (6)
Measured signal and reference signal multiply each other in multiplier and are obtained by the integrator integration
Therefore, when two passages are carried out computing according to following algebraic expression, just can obtain and the irrelevant result in phase angle.
Be divided by by (7) and (8) formula, can obtain the relative phase difference of input signal and reference signal.Can obtain the amplitude of input signal by (9) formula.
In digital lock-in amplifier of the present invention, all above computings are all finished in signal processor 3 and master controller 8 as can be seen, are digital operation processes completely, and this is the maximum characteristics of digital lock-in amplifier.Because general analog multiplier and other analogue devices be subjected to external disturbance easily, and have temperature problem such as waft, in high-speed computation, accuracy can reduce greatly.These shortcomings are non-existent fully in digital system.With respect to analog signal, the antijamming capability of digital signal is very strong, particularly for the signal that changes at a high speed.
The core of digital processing has used high performance digital signal processor as master controller 8, and programmable logic device is as signal processor 3, and digital signal channel sample speed is 1mhz, and data length is 12BIT.Adopt digital operation process completely, and overall process is digital control.Such data processing method has guaranteed that there are good stability and measurement precision in system, and these characteristics are very important in the small-signal fields of measurement.
This digital phase sensitivity correlator system mainly is made up of A/D conversion, programmable logic device, three parts of D/A conversion.Wherein A/D converter 4 and two D/A converters 5,5 ' conversions all are 12 the high accuracy conversion chips that adopts new shape, and the system data sample rate is 1MHz.At the conversion portion of former and later two numerals with analogue data, all carried out sampling filter with high-operational amplifier, at utmost reduce the phenomenon of sampling distortion.
The programmable logic device chip is the core of whole phase sensitivity correlator.FPGA inside, the function of mainly finishing has:
According to the control of master controller 8, the square wave by 33 pairs of inputs of digital phase shifter carries out phase shift, and phase shifting accuracy reaches 0.5 degree.Resolve through the later reference square wave of phase shift, produce corresponding sinusoidal reference ripple and cosine reference wave by transducer 35.Control multiplier 31,31 ' carries out the 12bit multiplying that two-way speed is 1MHz.Two-way multiplier 31,31 ' multiplies each other signal and sinusoidal reference ripple, cosine reference wave respectively, and output two-way result.Because there are characteristics such as certain instability and phase delay in analog multiplier, therefore general lock-in amplifier all is to adopt the reference signal and the input signal of square wave to multiply each other.Yet such way can cause the multiple harmonic of reference frequency in the input signal is loaded in the multiplied result, causes multiplied result and actual signal intensity to have certain deviation, and accuracy reduces.The design's digital lock-in amplifier is reduced to sine wave and cosine wave to reference signal according to the frequency and the phase place of reference square-wave signal, and then carries out multiplication with input signal, has so just solved the defective that harmonic wave loads.
Cooperate master controller 8, programmable logic device is travel(l)ing phase automatically, make the phase place of reference signal identical with phase of input signals, guarantee that the output amplitude of x passage in the output signal is exactly the integral multiple of input signal, the output amplitude of y passage levels off to 0 simultaneously.The integrator 32,32 ' of digital phase-sensitive correlator also is to be integrated in the programmable logic device chip internal, and digital integration can accurately be controlled the time of integration, has broken the error problem time of integration of traditional analog integrator.
Owing to adopt D/A chip at a high speed, operating rate is identical with the speed of A/D conversion.Therefore, system can also realize the form output of the real-time multiplication result of two-way multiplier with analog signal.Master controller 8 is connected with a LCDs 6 and is used for showing continuously two D/A converters 5,5 ' output.Can judge the reliability that obtains final integral result so that the staff checks the effect of lock-in amplifier multiplication like this; Be convenient to understanding, the study of college student simultaneously for the lock-in amplifier operation principle.Native system has adopted 320 * 240 LCDs, 6 output results, and LCDs 6 output contents also have maximum characteristic except general various parameter values: the Trendline that shows x passage and the final integration of y passage.This Trendline has shown the operating state in system's a period of time intuitively, for production surveying works such as infrared plated film, ac magnetic susceptibility have brought very big convenience; Simultaneously also be the information of a kind of hommization of bringing to operating personnel.
This digital lock-in amplifier all has the signal overflow mechanism in the whole process of signalling channel, the assurance signal is undistorted, as is provided with amplifying signal and overflows test side 81, narrow band filter signal and overflow test side 82 and overflow test side 83 with the A/D switching signal and be connected with master controller 8.
Simultaneously, there are a plurality of simulation output points in system, is provided with gain results output 71 as analog gain circuit 11, and numerical control narrow band filter 12 is provided with automatic tracking filter output 72, multiplier 31,31 ' is provided with phase sensitivity multiplication output 73,73 ', and integrator 32,32 ' is provided with integral result output 74,74 '.These output points all are very helpful for staff's detection system operating state and college experiment teaching.
Claims (8)
1. digital lock-in amplifier, comprise signalling channel (1), reference channel (2), (8) four parts of signal processor (3) and master controller, it is characterized in that signalling channel (1) is connected with signal processor (3) by A/D converter (4), described signal processor (3) comprises multiplier (31), (31 ') that two-way is connected with A/D converter (4), the two-way integrator (32), (32 ') that are connected with multiplier (31), (31 '), digital phase shifter (33) and 90-degree phase shifter (34); Reference channel (2) forms two-way output through digital phase shifter (33), one the tunnel directly as the input of multiplier (31), import another road multiplier (31 ') again behind another road process 90-degree phase shifter (34), two-way integrator (32), (32 ') form two-way output through two D/A converters (5), (5 ') back respectively, and the control end of signalling channel (1) and signal processor (3) is connected with master controller (8).
2. digital lock-in amplifier according to claim 1 is characterized in that described signalling channel (1) comprises analog gain circuit (11), numerical control narrow band filter (12) and numerical control attenuator circuit (13).
3. digital lock-in amplifier according to claim 2 is characterized in that the frequency range of the reference signal of described reference channel (2) is 800hz~20khz.
4. digital lock-in amplifier according to claim 3 is characterized in that the square wave reference signal of digital phase shifter (33) and 90-degree phase shifter (34) output is transformed into corresponding sinusoidal reference ripple by transducer (35) and the cosine reference wave is imported multiplier (31), (31 ') again.
5. digital lock-in amplifier according to claim 4, it is characterized in that described multiplier (31), (31 '), integrator (32), (32 '), digital phase shifter (33), 90-degree phase shifter (34) and transducer (35) adopt a slice programmable logic device to realize.
6. according to claim 1 or 2 or 3 or 4 or 5 described digital lock-in amplifiers, it is characterized in that master controller (8) is connected with the output that a LCDs (6) is used for showing continuously two D/A converters (5), (5 ').
7. according to claim 2 or 3 or 4 or 5 described digital lock-in amplifiers, it is characterized in that analog gain circuit (11) is provided with gain results output (71), numerical control narrow band filter (12) is provided with automatic tracking filter output (72), multiplier (31). (31 ') is provided with phase sensitivity multiplication output (73), (73 '), and integrator (32), (32 ') are provided with integral result output (74), (74 ').
8. according to claim 2 or 3 or 4 or 5 described digital lock-in amplifiers, it is characterized in that analog gain circuit (11), numerical control narrow band filter (12) and A/D converter (4) are provided with the signal that is connected with master controller (8) and overflow the test side.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100270655A CN100461629C (en) | 2007-06-19 | 2007-06-19 | A digital phase-lock amplifier |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2007100270655A CN100461629C (en) | 2007-06-19 | 2007-06-19 | A digital phase-lock amplifier |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101060311A CN101060311A (en) | 2007-10-24 |
CN100461629C true CN100461629C (en) | 2009-02-11 |
Family
ID=38866244
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2007100270655A Expired - Fee Related CN100461629C (en) | 2007-06-19 | 2007-06-19 | A digital phase-lock amplifier |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100461629C (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101626220B (en) * | 2009-08-03 | 2011-05-18 | 浙江大学 | Digital lock-in amplifier based on CORDIC algorithm |
CN101964633B (en) * | 2010-10-22 | 2013-09-11 | 天津大学 | Lock-in amplifier circuit for detecting terahertz pulse signals |
CN102045036B (en) * | 2011-01-27 | 2013-01-23 | 中山大学 | Digital phase lock amplifier |
CN103344610A (en) * | 2013-07-03 | 2013-10-09 | 邱宁 | CDMA (code division multiple access) forward scatter visibility detector and detection method |
CN103475326A (en) * | 2013-09-03 | 2013-12-25 | 周健 | Digital double-phase lock-in amplifier for laser online gas analyzer |
CN104953970A (en) * | 2015-06-30 | 2015-09-30 | 中国地质调查局南京地质调查中心 | Phase-locked amplifier |
CN108288956A (en) * | 2017-12-29 | 2018-07-17 | 河南北瑞电子科技有限公司 | A kind of digital Lock-in Amplifier based on DSP |
CN110441577A (en) * | 2019-08-16 | 2019-11-12 | 大连世有电力科技有限公司 | A kind of highly integrated transformer iron core grounding current intelligent online monitoring device |
CN112350721B (en) * | 2020-11-10 | 2024-04-19 | 许继电源有限公司 | Phase compensation method and device for quadrature phase-locked amplifier based on time-division multiplexing |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4807146A (en) * | 1986-02-19 | 1989-02-21 | Louisiana State University | Digital lock-in amplifier |
US5210484A (en) * | 1992-05-15 | 1993-05-11 | Louis R. Fantozzi | Lock-in amplifier |
CN1595804A (en) * | 2004-06-25 | 2005-03-16 | 天津大学 | Novel lock phase detection circuit |
CN1885043A (en) * | 2005-06-23 | 2006-12-27 | 中国科学院电子学研究所 | Digital control circuit and method for small phase-lock amplifier |
-
2007
- 2007-06-19 CN CNB2007100270655A patent/CN100461629C/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4807146A (en) * | 1986-02-19 | 1989-02-21 | Louisiana State University | Digital lock-in amplifier |
US5210484A (en) * | 1992-05-15 | 1993-05-11 | Louis R. Fantozzi | Lock-in amplifier |
CN1595804A (en) * | 2004-06-25 | 2005-03-16 | 天津大学 | Novel lock phase detection circuit |
CN1885043A (en) * | 2005-06-23 | 2006-12-27 | 中国科学院电子学研究所 | Digital control circuit and method for small phase-lock amplifier |
Non-Patent Citations (6)
Title |
---|
一种基于DSP和采样ADC的数字锁定放大器. 胡绍民,张广发.数据采集与处理,第15卷第2期. 2000 |
一种基于DSP和采样ADC的数字锁定放大器. 胡绍民,张广发.数据采集与处理,第15卷第2期. 2000 * |
一种新型锁相放大器检测电路. 林凌,王小林,李刚,王朔,刘铭.天津大学学报,第38卷第1期. 2005 |
一种新型锁相放大器检测电路. 林凌,王小林,李刚,王朔,刘铭.天津大学学报,第38卷第1期. 2005 * |
锁相放大器的新进展. 孙志斌,陈佳圭.实验技术,第35卷第10期. 2006 |
锁相放大器的新进展. 孙志斌,陈佳圭.实验技术,第35卷第10期. 2006 * |
Also Published As
Publication number | Publication date |
---|---|
CN101060311A (en) | 2007-10-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100461629C (en) | A digital phase-lock amplifier | |
CN102045036B (en) | Digital phase lock amplifier | |
CN104181577A (en) | Beam position and phase measurement system and method based on full digitalization technology | |
CN101315397A (en) | Amplitude phase measuring method | |
CN102539944B (en) | Method for measuring phase noise based on phase discrimination method | |
CN104122444B (en) | All-digital IF spectrum analyzer and frequency spectrum analysis method | |
CN102768302A (en) | Double-channel digital phase noise detection device and phase noise detection method | |
CN102122456B (en) | Digital phase-locked amplification experiment device for teaching experiment | |
CN101285692A (en) | Delicate signal detection device | |
CN101320060A (en) | Fast phase meter | |
CN106291105A (en) | A kind of sweep generator based on digital zero intermediate frequency | |
CN103604500B (en) | The detection system of raster scan type spectrometer and detection method | |
CN102723921A (en) | Digital lock phase amplification implementation method and system based on field programmable gate array | |
CN102628897B (en) | Based on N1dB compression point and N2Three-order intermodulation test method of dB compression point | |
Li et al. | A method to remove odd harmonic interferences in square wave reference digital lock-in amplifier | |
CN110161310B (en) | Weak signal detection method based on difference frequency modulation phase locking | |
CN102436365B (en) | Method and device for transforming high-speed linear spectrum data to logarithm data | |
CN204177739U (en) | Two-phase lock-in amplifier | |
CN204244188U (en) | Signal based on lock-in amplifier amplifies and testing circuit | |
US11394370B2 (en) | Method and system for ultra-narrowband filtering with signal processing using a concept called prism | |
CN104320093A (en) | System and method for stabilizing amplifier | |
CN103412249B (en) | A kind of method of testing of frequency characteristic of front plate of fiber-optic gyroscope | |
CN104090163A (en) | Phase amplitude detection device with high stability and high precision | |
CN105807128A (en) | Method and system for measuring alternating voltages by applying multicycle strategy to digital-to-analogue conversion | |
US20190154742A1 (en) | Phase analysis circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090211 Termination date: 20120619 |