CN1595804A - Novel lock phase detection circuit - Google Patents
Novel lock phase detection circuit Download PDFInfo
- Publication number
- CN1595804A CN1595804A CN 200410019743 CN200410019743A CN1595804A CN 1595804 A CN1595804 A CN 1595804A CN 200410019743 CN200410019743 CN 200410019743 CN 200410019743 A CN200410019743 A CN 200410019743A CN 1595804 A CN1595804 A CN 1595804A
- Authority
- CN
- China
- Prior art keywords
- signal
- analog
- microprocessor
- digital
- lock phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention discloses a novel phase-locked detection circuit, composed an analog multiplier, a Sigma-Delta converter and a microprocessor, where the analog multiplier receives the detected signal and a reference signal and multiplies them, the Sigma-Delta converter receives an output signal from the analog multiplier and converts it to a digital signal, and the microprocessor receives and outputs the digital signal. It has both the advantages of an analog phase-locked detector in simple circuit and multiplication implementation easiness and those of a digital phase-locked detector in high precision, good stability and parameter regulation convenience. The faint signal detection relates to a wide filed, especially a bioelectric signal detecting field. And because of its simple structure and excellent performance, it will be widely applied and bring along good benefits.
Description
Technical field
The invention belongs to a kind of testing circuit, especially phase-lock detecting circuit is used to detect faint electrical information.
Background technology
Phase-locked detection is the important means of Detection of Weak Signals.Traditional lock detector has simulation lock detector and digital lock detector, and wherein, the simulation lock detector need be built the integrating circuit very high to performance requirement, needs independently change-over circuit; In existing digital lock detector, will multiply each other again after measured signal and the reference signal digitlization respectively, not only speed is very slow, and also very high to the requirement of microprocessor speed.
Summary of the invention
Technical problem to be solved by this invention is to overcome above-mentioned deficiency of the prior art, fast, the stable height of a kind of speed, algorithm and all fairly simple novel lock phase detecting circuit of circuit are provided, can realize nothing " seam " data acquisition and the transmission of analog multiplier, ∑-Δ analog to digital converter and microprocessor.
For solving the problems of the technologies described above, novel lock phase detecting circuit of the present invention is made up of analog multiplier, ∑-Δ analog to digital converter and microprocessor, and analog multiplier is in order to receiving measured signal and reference signal, and measured signal and reference signal are multiplied each other; Described ∑-Δ analog to digital converter is used to receive the signal of analog multiplier output and be converted into digital signal, and microprocessor is used to receive the digital signal and the output of ∑-Δ analog to digital converter output.
Be provided with low pass filter in described ∑-Δ pattern number converter, be used for the direct current signal of described analog multiplier output is carried out filtering.
Described ∑-Δ pattern number converter and microprocessor can be integrated on one piece of chip.Described analog multiplier, ∑-Δ pattern number converter and microprocessor also can be integrated on one piece of chip.
Described microprocessor is can be microcontroller.Described microprocessor can be little transducer.Described microprocessor also can be a microcomputer chip.
Compare with existing, the present invention has following beneficial effect: (1) simulation part mainly is made of analog multiplier, do not need as existing digital lock detector, will to multiply each other again after measured signal and the reference signal digitlization respectively, not only speed is very fast, and significantly reduces the requirement to microprocessor speed.(2) numerical portion mainly is made of the microprocessor of an integrated high accuracy ∑-Δ pattern number converter, and ∑-Δ analog to digital converter not only has very high precision analog-to-digital the time, also have good integral characteristic.Compare with existing simulation lock detector, it does not need to build the integrating circuit very high to performance requirement, like this with not only saved analog to digital conversion circuit when microcomputer is connected, and, make that the stability of this circuit is higher, flexibility is better because ∑-Δ analog to digital converter internal integral device is digital.(3) novel lock phase detecting circuit of the present invention had both had the advantage that the circuit of simulation lock detector is simple, be easy to realize multiplying, and the precision height of digital lock detector is arranged again, and good stability is convenient to adjust the advantage of parameter.
Description of drawings
Fig. 1 is a novel lock phase detecting circuit schematic diagram.
Fig. 2 is a kind of realization schematic diagram of novel lock phase detecting circuit.
Reference numeral: the 1st, analog multiplier 2 is the microprocessors that are integrated with ∑-Δ analog to digital converter
Embodiment
The present invention is described in detail below in conjunction with accompanying drawing.
In Fig. 1, the 1st, analog multiplier, the 2nd, be integrated with the microprocessor of ∑-Δ analog to digital converter.
Novel lock phase detecting circuit of the present invention is made up of analog multiplier, ∑-Δ analog to digital converter and microprocessor.Analog multiplier is in order to receiving measured signal and reference signal, and realizes that measured signal and reference signal multiply each other.∑-Δ analog to digital converter is used to receive the signal of analog multiplier output and be converted into digital signal.Microprocessor is used to receive the digital signal and the output of ∑-Δ analog to digital converter output, the sample rate of control ∑-Δ analog to digital converter, the parameter of filter (cut-off frequency and exponent number etc.) and signal handled etc., in case of necessity, microprocessor can directly produce or control digital to analog converter or digital signal synthesizer generation reference signal.
Be provided with low pass filter in ∑-Δ pattern number converter, the direct current signal that is used for described analog multiplier output carries out filtering.∑-Δ pattern number converter and microprocessor can be integrated on one piece of chip.Analog multiplier, ∑-Δ pattern number converter and microprocessor also can be integrated on one piece of chip.Microprocessor is can be microcontroller, can be little transducer, also can be microcomputer chip.
Shown in Figure 2, be a kind of realization schematic diagram of novel lock phase detecting circuit of the present invention.Analog multiplier has adopted the integrated 4 quadrant analog multiplier LMT04 of ADI company, and it is the MSC1210 of one that ∑-Δ analog to digital converter adopts the integrated ∑-Δ analog to digital converter and the microcontroller of TI company.Reference signal can have special signal source to provide, and also can be exported by MSC1210 itself.MSC1210 is a TI company product, it the is integrated ∑-Δ ADC and the microprocessor of 24 precision of 8 passages; LMT04 is 4 integrated quadrant analog multipliers.
The operation principle of novel lock phase detecting circuit of the present invention is: measured signal and reference signal are input to analog multiplier simultaneously, suppose to contain useful signal V in the measured signal
XSin (ω t+ ) and noise ∑ V
NiSin (ω
iT+
i), reference signal is V
FSin (ω t+ ), the then product of useful signal and reference signal:
V
Xsin(ωt+)×V
Fsin(ωt)
Promptly, have only with reference signal in the measured signal of same frequency through accessing direct current signal behind the multiplier, other noise signal (except that with reference signal in the component of same frequency) be AC signal through the signal that obtains behind the multiplier, therefore, direct current signal in the multiplier output can be detected by low pass filter and useful signal in the measured signal can be measured.Because ∑-Δ analog to digital converter itself has the low pass filter (digital integrator, ∑-Δ analog to digital converter itself structure determined) of function admirable, therefore, the signal that ∑-Δ analog to digital converter is exported multiplier is sampled and has just been obtained measured signal.If change the phase place of reference signal or adopt two-way reference signal and two passage multipliers, the ∑-Δ analog to digital converter of quadrature just can measure the amplitude V of measured signal
XWith phase place .
Novel lock phase detecting circuit of the present invention belongs to faint information and detects application circuit, and it is made up of simulation part and numerical portion.The simulation part mainly is made of analog multiplier, in order to realize the product of measured signal and reference signal, and unlike existing digital lock detector, will multiply each other again after measured signal and the reference signal digitlization respectively, not only speed is very fast for the former, and significantly reduces the requirement to microprocessor speed; Numerical portion mainly is made of the microprocessor of an integrated high accuracy ∑-Δ pattern number converter, and ∑-Δ analog to digital converter not only has very high precision analog-to-digital the time, also have good integral characteristic.Compare with existing simulation lock detector, it does not need to build the integrating circuit very high to performance requirement, like this with not only saved analog to digital conversion circuit when microcomputer is connected, and, make that the stability of this circuit is higher, flexibility is better because ∑-Δ analog to digital converter internal integral device is digital.To sum up, the advantage that the circuit that this novel lock phase detecting circuit had both had the simulation lock detector is simple, be easy to realize multiplying has the precision height of digital lock detector again, and good stability is convenient to adjust the advantage of parameter.The field that Detection of Weak Signals relates to is extensive, especially at the detection range of bioelectrical signals, because the project organization of this lock detector is simple, function admirable, will certainly be widely used, and brings good benefit.
Claims (7)
1. a novel lock phase detecting circuit is characterized in that, it is made up of analog multiplier, ∑-Δ analog to digital converter and microprocessor, and analog multiplier is in order to receiving measured signal and reference signal, and measured signal and reference signal are multiplied each other; Described ∑-Δ analog to digital converter is used to receive the signal of analog multiplier output and be converted into digital signal, and microprocessor is used to receive the digital signal and the output of ∑-Δ analog to digital converter output.
2. a kind of novel lock phase detecting circuit according to claim 1 is characterized in that, is provided with low pass filter in described ∑-Δ pattern number converter, is used for the direct current signal of described analog multiplier output is carried out filtering.
3. a kind of novel lock phase detecting circuit according to claim 1 is characterized in that described ∑-Δ pattern number converter and microprocessor are integrated on one piece of chip.
4. a kind of novel lock phase detecting circuit according to claim 1 is characterized in that, described analog multiplier, ∑-Δ pattern number converter and microprocessor are integrated on one piece of chip.
5. a kind of novel lock phase detecting circuit according to claim 1 is characterized in that described microprocessor is a microcontroller.
6. a kind of novel lock phase detecting circuit according to claim 1 is characterized in that described microprocessor is little transducer.
7. a kind of novel lock phase detecting circuit according to claim 1 is characterized in that described microprocessor is a microcomputer chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200410019743XA CN1298109C (en) | 2004-06-25 | 2004-06-25 | Novel lock phase detection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200410019743XA CN1298109C (en) | 2004-06-25 | 2004-06-25 | Novel lock phase detection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1595804A true CN1595804A (en) | 2005-03-16 |
| CN1298109C CN1298109C (en) | 2007-01-31 |
Family
ID=34663076
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200410019743XA Expired - Fee Related CN1298109C (en) | 2004-06-25 | 2004-06-25 | Novel lock phase detection circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1298109C (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100458864C (en) * | 2006-04-14 | 2009-02-04 | 天津大学 | Method for high precision collecting weak signal and circuit thereof |
| CN100461629C (en) * | 2007-06-19 | 2009-02-11 | 中山大学 | A digital phase-lock amplifier |
| CN101299597B (en) * | 2007-04-30 | 2010-05-19 | 中国电子科技集团公司第四十一研究所 | Digital type phase jitter modulation amplitude automatic gain control circuit |
| CN101029862B (en) * | 2007-03-19 | 2010-10-20 | 中国科学院上海硅酸盐研究所 | Weak-signal detector for acoustic image based on atomic force microscope |
| CN102122456A (en) * | 2011-02-24 | 2011-07-13 | 中山大学 | Digital phase-locked amplification experiment device for teaching experiment |
| CN103543124A (en) * | 2013-06-26 | 2014-01-29 | 天津大学 | Adjustable laser absorption spectrum gas detection method based on software phase locking |
| CN106685633A (en) * | 2016-12-30 | 2017-05-17 | 重庆邮电大学 | Full-digital phase shift weak signal phase lock detection method and equipment |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0758641A (en) * | 1993-06-30 | 1995-03-03 | Natl Sci Council | Chopper-stabilized sigma delta type analogue digital converter |
| EP0699914B1 (en) * | 1994-09-05 | 2005-01-05 | Landis+Gyr AG | Electricity meter |
| JPH08172359A (en) * | 1994-12-20 | 1996-07-02 | Sony Corp | Processor for sigma delta signal |
| US6243430B1 (en) * | 1998-01-09 | 2001-06-05 | Qualcomm Incorporated | Noise cancellation circuit in a quadrature downconverter |
| FR2834145B1 (en) * | 2001-12-26 | 2004-03-12 | Eads Defence & Security Ntwk | METHOD AND DEVICE FOR CONVERTING A QUANTIFIED NUMERICAL VALUE |
| CN1195232C (en) * | 2002-04-27 | 2005-03-30 | 北京中星微电子有限公司 | Simple multiplying circuit for power measurement |
-
2004
- 2004-06-25 CN CNB200410019743XA patent/CN1298109C/en not_active Expired - Fee Related
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100458864C (en) * | 2006-04-14 | 2009-02-04 | 天津大学 | Method for high precision collecting weak signal and circuit thereof |
| CN101029862B (en) * | 2007-03-19 | 2010-10-20 | 中国科学院上海硅酸盐研究所 | Weak-signal detector for acoustic image based on atomic force microscope |
| CN101299597B (en) * | 2007-04-30 | 2010-05-19 | 中国电子科技集团公司第四十一研究所 | Digital type phase jitter modulation amplitude automatic gain control circuit |
| CN100461629C (en) * | 2007-06-19 | 2009-02-11 | 中山大学 | A digital phase-lock amplifier |
| CN102122456A (en) * | 2011-02-24 | 2011-07-13 | 中山大学 | Digital phase-locked amplification experiment device for teaching experiment |
| CN103543124A (en) * | 2013-06-26 | 2014-01-29 | 天津大学 | Adjustable laser absorption spectrum gas detection method based on software phase locking |
| CN106685633A (en) * | 2016-12-30 | 2017-05-17 | 重庆邮电大学 | Full-digital phase shift weak signal phase lock detection method and equipment |
| CN106685633B (en) * | 2016-12-30 | 2021-02-09 | 重庆邮电大学 | Full digital phase-shift micro signal phase-lock detection method and equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1298109C (en) | 2007-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103957007A (en) | Random waveform weak signal detection method and system under low signal to noise ratio | |
| CN101055299A (en) | Impact load electric energy metering method | |
| CN106610450B (en) | A kind of single-phase electric energy metering chip | |
| CN104808056B (en) | A kind of frequency characteristic test method and apparatus based on comparator conversion | |
| CN1968019A (en) | All-digital phase-lock loop used for precision testing of city electricity | |
| CN100553246C (en) | Single channel detects the method for input signal phase difference and relative amplitude | |
| CN101639499B (en) | Device and method for measuring small signal harmonic distortion traced by fundamental waves | |
| CN102571483A (en) | Integrated network parameter tester and test method applied to pulse regime | |
| US20170075497A1 (en) | Capacitive sensing apparatus and methods | |
| CN1298109C (en) | Novel lock phase detection circuit | |
| CN102048537A (en) | Multifrequency synchronous excitation current source used in bio-electrical impedance frequency spectrum measurement | |
| CN206531895U (en) | Harmonic measurement device based on DSP and virtual instrument | |
| CN101320060A (en) | Fast phase meter | |
| CN201035143Y (en) | Digital type microwave declined displacement measurement device | |
| CN102495280B (en) | Anti-noise wide-range frequency measurement method and phase locking frequency meter | |
| CN116755510A (en) | FPGA implementation method and system of digital phase-locked amplifier | |
| CN108776264A (en) | The fft analysis device of digital oscilloscope | |
| CN100458864C (en) | Method for high precision collecting weak signal and circuit thereof | |
| CN205506977U (en) | Digital frequency characteristic testing device based on single chip microcomputer control | |
| CN102928665A (en) | Intermediate frequency digital spectrum analyzer and method thereof | |
| CN102361452B (en) | Multi-channel frequency division signal rapid detection device and control method thereof | |
| CN201237637Y (en) | Standard device for resistor type instrument verification | |
| CN102508028A (en) | Device and method for detecting and analyzing harmonic | |
| CN1195232C (en) | Simple multiplying circuit for power measurement | |
| CN2611909Y (en) | Reactive power measuring circuit based on digit integration for carrying out phase shift |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070131 |