CN100357890C - 封装的硬件配置/控制 - Google Patents

封装的硬件配置/控制 Download PDF

Info

Publication number
CN100357890C
CN100357890C CNB2003801066519A CN200380106651A CN100357890C CN 100357890 C CN100357890 C CN 100357890C CN B2003801066519 A CNB2003801066519 A CN B2003801066519A CN 200380106651 A CN200380106651 A CN 200380106651A CN 100357890 C CN100357890 C CN 100357890C
Authority
CN
China
Prior art keywords
configuration
control
subsystem
hardware
control module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2003801066519A
Other languages
English (en)
Chinese (zh)
Other versions
CN1729450A (zh
Inventor
L·戈夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of CN1729450A publication Critical patent/CN1729450A/zh
Application granted granted Critical
Publication of CN100357890C publication Critical patent/CN100357890C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2289—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by configuration test
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/445—Program loading or initiating
    • G06F9/44505—Configuring for program initiating, e.g. using registry, configuration files
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4498—Finite state machines
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Quality & Reliability (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Stored Programmes (AREA)
  • Information Transfer Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
CNB2003801066519A 2002-12-18 2003-12-17 封装的硬件配置/控制 Expired - Fee Related CN100357890C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43473802P 2002-12-18 2002-12-18
US60/434,738 2002-12-18

Publications (2)

Publication Number Publication Date
CN1729450A CN1729450A (zh) 2006-02-01
CN100357890C true CN100357890C (zh) 2007-12-26

Family

ID=32595302

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2003801066519A Expired - Fee Related CN100357890C (zh) 2002-12-18 2003-12-17 封装的硬件配置/控制

Country Status (6)

Country Link
US (1) US7788416B2 (enExample)
EP (1) EP1576468A3 (enExample)
JP (1) JP2006510966A (enExample)
CN (1) CN100357890C (enExample)
AU (1) AU2003292455A1 (enExample)
WO (1) WO2004055668A2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9104894B2 (en) * 2005-12-16 2015-08-11 Hewlett-Packard Development Company, L.P. Hardware enablement using an interface
US7650437B2 (en) 2006-08-01 2010-01-19 Research In Motion Limited System and method for managing hardware configuration parameters
EP1909172A1 (en) * 2006-08-01 2008-04-09 Research In Motion Limited System and method for managing hardware configuration parameters
TW201001289A (en) * 2008-06-27 2010-01-01 Silicon Motion Inc Embedded system and hardware setting method
CN105095149B (zh) * 2015-08-10 2018-10-16 青岛中星微电子有限公司 一种片上系统参数的批处理方法和装置
US11138140B2 (en) 2020-01-31 2021-10-05 Hewlett Packard Enterprise Development Lp Configuring first subsystem with a master processor and a second subsystem with a slave processor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0661850A1 (en) * 1992-12-29 1995-07-05 National Semiconductor Corporation FDDI state machine interface
US5812867A (en) * 1993-01-13 1998-09-22 Sgs-Thomson Microelectronics, S.A. Integrated circuit comprising a microprocessor, a memory and internal configurable peripherals
US6240496B1 (en) * 1989-11-24 2001-05-29 Hyundai Electronics America Architecture and configuring method for a computer expansion board

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100545828C (zh) * 1993-07-30 2009-09-30 佳能株式会社 控制连接到网络的网络设备的控制设备及其控制方法
WO1997049042A1 (en) * 1996-06-21 1997-12-24 Organic Systems, Inc. Dynamically reconfigurable hardware system for real-time control of processes
US5938764A (en) * 1996-10-23 1999-08-17 Micron Electronics, Inc. Apparatus for improved storage of computer system configuration information
US6222757B1 (en) * 1998-02-25 2001-04-24 Xilinx, Inc. Configuration memory architecture for FPGA
US6363437B1 (en) * 1999-01-07 2002-03-26 Telefonaktiebolaget Lm Ericsson (Publ) Plug and play I2C slave
US6542945B1 (en) * 1999-09-28 2003-04-01 Intel Corporation Instant configuration of a digital device
EP1102173A3 (en) * 1999-11-22 2005-01-19 Texas Instruments Incorporated Universal serial bus architecture
US6640262B1 (en) * 1999-12-20 2003-10-28 3Com Corporation Method and apparatus for automatically configuring a configurable integrated circuit
US6606670B1 (en) * 2000-08-16 2003-08-12 Microchip Technology Incorporated Circuit serial programming of default configuration
TW518502B (en) * 2001-07-13 2003-01-21 Prolific Technology Inc USB compound device and the realization method thereof
US7064579B2 (en) * 2002-07-08 2006-06-20 Viciciv Technology Alterable application specific integrated circuit (ASIC)

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6240496B1 (en) * 1989-11-24 2001-05-29 Hyundai Electronics America Architecture and configuring method for a computer expansion board
EP0661850A1 (en) * 1992-12-29 1995-07-05 National Semiconductor Corporation FDDI state machine interface
US5812867A (en) * 1993-01-13 1998-09-22 Sgs-Thomson Microelectronics, S.A. Integrated circuit comprising a microprocessor, a memory and internal configurable peripherals

Also Published As

Publication number Publication date
WO2004055668A2 (en) 2004-07-01
JP2006510966A (ja) 2006-03-30
WO2004055668A3 (en) 2005-08-04
EP1576468A3 (en) 2005-09-28
US20060123145A1 (en) 2006-06-08
AU2003292455A1 (en) 2004-07-09
US7788416B2 (en) 2010-08-31
AU2003292455A8 (en) 2004-07-09
CN1729450A (zh) 2006-02-01
EP1576468A2 (en) 2005-09-21

Similar Documents

Publication Publication Date Title
CA1335843C (en) Programmable option select
US5038320A (en) Computer system with automatic initialization of pluggable option cards
US5978862A (en) PCMCIA card dynamically configured in first mode to program FPGA controlling application specific circuit and in second mode to operate as an I/O device
EP0329725B1 (en) Microcomputer with on-board chip selects and programmable bus stretching
JPH05158511A (ja) 着脱式ファンクション・カード付きプログラマブル・コントローラ・プロセッサ
JP4218522B2 (ja) 電子装置、情報処理装置、アダプタ装置及び情報交換システム
US6016549A (en) Peripheral unit having at least two sequencer circuits configured to control data transfers for power saving
CN100357890C (zh) 封装的硬件配置/控制
KR101260066B1 (ko) 직렬 및 병렬 인터페이스들을 포함하는 컴퓨터 시스템
EP0676687A2 (en) Power management units for computer systems
JP4787841B2 (ja) 接点を有しおよびまたは接点のないチップカードをプログラミングするための電子モジュール
US5828857A (en) ASIC cell implementation of a bus controller with programmable timing value registers for the apple desktop bus
WO2004031960A1 (en) Flash emulator
CN201897784U (zh) 一种电子设备的升级控制装置
SERIES II et al. inU
JPS59114603A (ja) シ−ケンスコントロ−ラの他コンピユ−タ装置との結合方式
US20020004877A1 (en) Method and system for updating user memory in emulator systems
JP2004021421A (ja) メモリ装置の制御方法およびそのプログラムならびに記録媒体
JPH1039904A (ja) プログラマブルコントローラ
US7263623B1 (en) Microprocessor system
KR940001683B1 (ko) 슬리프 모드 기능을 구비하는 컴퓨터 시스템
JPH02228753A (ja) 自動構成設定方式
JPH11305925A (ja) 入力装置
KR20020037112A (ko) 내장형 마이크로 컨트롤러 유닛에서 프로그램 코드를갱신하는 방법
JPH1153224A (ja) ウォッチドッグタイマ及びマイクロコンピュータ

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NXP CO., LTD.

Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V.

Effective date: 20071130

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20071130

Address after: Holland Ian Deho Finn

Patentee after: Koninkl Philips Electronics NV

Address before: Holland Ian Deho Finn

Patentee before: Koninklijke Philips Electronics N.V.

C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071226

Termination date: 20131217