CH610121A5 - - Google Patents

Info

Publication number
CH610121A5
CH610121A5 CH1617376A CH1617376A CH610121A5 CH 610121 A5 CH610121 A5 CH 610121A5 CH 1617376 A CH1617376 A CH 1617376A CH 1617376 A CH1617376 A CH 1617376A CH 610121 A5 CH610121 A5 CH 610121A5
Authority
CH
Switzerland
Application number
CH1617376A
Inventor
Joel Lawrence Fox
Eugene Everett Marquardt
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of CH610121A5 publication Critical patent/CH610121A5/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2025—Failover techniques using centralised failover control functionality
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/177—Initialisation or configuration control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2035—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant without idle spare hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2048—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant where the redundant components share neither address space nor persistent storage

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Quality & Reliability (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Debugging And Monitoring (AREA)
  • Exchange Systems With Centralized Control (AREA)
CH1617376A 1976-01-05 1976-12-22 CH610121A5 (US07754267-20100713-C00017.png)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/646,698 US4014005A (en) 1976-01-05 1976-01-05 Configuration and control unit for a heterogeneous multi-system

Publications (1)

Publication Number Publication Date
CH610121A5 true CH610121A5 (US07754267-20100713-C00017.png) 1979-03-30

Family

ID=24594108

Family Applications (1)

Application Number Title Priority Date Filing Date
CH1617376A CH610121A5 (US07754267-20100713-C00017.png) 1976-01-05 1976-12-22

Country Status (16)

Country Link
US (2) US4014005A (US07754267-20100713-C00017.png)
JP (2) JPS5285445A (US07754267-20100713-C00017.png)
AT (1) AT376310B (US07754267-20100713-C00017.png)
BE (1) BE848933A (US07754267-20100713-C00017.png)
BR (1) BR7700046A (US07754267-20100713-C00017.png)
CA (1) CA1082786A (US07754267-20100713-C00017.png)
CH (1) CH610121A5 (US07754267-20100713-C00017.png)
DD (1) DD129003A5 (US07754267-20100713-C00017.png)
DE (1) DE2655827C3 (US07754267-20100713-C00017.png)
ES (1) ES454788A1 (US07754267-20100713-C00017.png)
FR (1) FR2337371A1 (US07754267-20100713-C00017.png)
GB (1) GB1556228A (US07754267-20100713-C00017.png)
IT (1) IT1070427B (US07754267-20100713-C00017.png)
NL (1) NL7700070A (US07754267-20100713-C00017.png)
SE (1) SE420031B (US07754267-20100713-C00017.png)
ZA (1) ZA766572B (US07754267-20100713-C00017.png)

Families Citing this family (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1572894A (en) * 1976-03-04 1980-08-06 Post Office Data processing equipment
US4070704A (en) * 1976-05-17 1978-01-24 Honeywell Information Systems Inc. Automatic reconfiguration apparatus for input/output processor
US4149244A (en) * 1976-06-07 1979-04-10 Amdahl Corporation Data processing system including a program-executing secondary system controlling a program-executing primary system
GB1536046A (en) * 1976-06-30 1978-12-20 Ibm Data processing system power control
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4177514A (en) * 1976-11-12 1979-12-04 General Electric Company Graph architecture information processing system
JPS5362945A (en) * 1976-11-17 1978-06-05 Toshiba Corp Disc address system
US4101960A (en) * 1977-03-29 1978-07-18 Burroughs Corporation Scientific processor
JPS53121441A (en) * 1977-03-31 1978-10-23 Toshiba Corp Duplicated information processor
JPS53124943A (en) * 1977-04-08 1978-10-31 Agency Of Ind Science & Technol Composite information processor
US4155117A (en) * 1977-07-28 1979-05-15 International Business Machines Corporation Synchronizing channel-to-channel adapter
US4128873A (en) * 1977-09-20 1978-12-05 Burroughs Corporation Structure for an easily testable single chip calculator/controller
US4155118A (en) * 1977-09-20 1979-05-15 Burroughs Corporation Organization for an integrated circuit calculator/controller
GB1545169A (en) * 1977-09-22 1979-05-02 Burroughs Corp Data processor system including data-save controller for protection against loss of volatile memory information during power failure
US4149243A (en) * 1977-10-20 1979-04-10 International Business Machines Corporation Distributed control architecture with post and wait logic
JPS6016664B2 (ja) * 1977-10-28 1985-04-26 豊田工機株式会社 デ−タ転送装置
FR2411443A1 (fr) * 1977-12-07 1979-07-06 Cii Honeywell Bull Module de reconfiguration pour systeme de traitement de donnees
US4386400A (en) * 1977-12-15 1983-05-31 International Business Machines Corp. Reset of a selected I/O channel and associated peripheral equipment by means independent of the channel
JPS5494850A (en) * 1978-01-11 1979-07-26 Nissan Motor Arithmetic processor
JPS5833974B2 (ja) * 1978-01-11 1983-07-23 株式会社日立製作所 マルチコンピユ−タシステムの立上げ装置
US4276594A (en) * 1978-01-27 1981-06-30 Gould Inc. Modicon Division Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and method for performing the same
US4246637A (en) * 1978-06-26 1981-01-20 International Business Machines Corporation Data processor input/output controller
US4244019A (en) * 1978-06-29 1981-01-06 Amdahl Corporation Data processing system including a program-executing secondary system controlling a program-executing primary system
JPS559202A (en) * 1978-06-30 1980-01-23 Fujitsu Ltd Common control system by service processor
US4266271A (en) * 1978-10-10 1981-05-05 Chamoff Martin E Reconfigurable cluster of data-entry terminals
US4370708A (en) * 1978-10-31 1983-01-25 Honeywell Information Systems Inc. Logic system for selectively reconfiguring an intersystem communication link
FR2469752B1 (fr) * 1979-11-14 1986-05-16 Bull Sa Dispositif de partage d'un sous-systeme central d'un systeme de traitement de l'information en plusieurs sous-systemes independants
US4390943A (en) * 1979-12-26 1983-06-28 Honeywell Information Systems Inc. Interface apparatus for data transfer through an input/output multiplexer from plural CPU subsystems to peripheral subsystems
US4327410A (en) * 1980-03-26 1982-04-27 Ncr Corporation Processor auto-recovery system
AU539418B2 (en) * 1980-05-05 1984-09-27 Westinghouse Electric Corporation Automatic fault detection of hardware
US4866604A (en) * 1981-10-01 1989-09-12 Stratus Computer, Inc. Digital data processing apparatus with pipelined memory cycles
US4562533A (en) * 1981-12-03 1985-12-31 Ncr Corporation Data communications system to system adapter
JPS58119057A (ja) * 1981-12-31 1983-07-15 Fujitsu Ltd システム保守方式
US4459658A (en) * 1982-02-26 1984-07-10 Bell Telephone Laboratories Incorporated Technique for enabling operation of a computer system with a consistent state of a linked list data structure after a main memory failure
JPS5914066A (ja) * 1982-07-14 1984-01-24 Hitachi Ltd 電子計算機組織の切替制御装置
US4604690A (en) * 1983-02-22 1986-08-05 International Business Machines Corp. Dynamic configuration for added devices
US4590557A (en) * 1983-09-12 1986-05-20 Pitney Bowes Inc. Method and apparatus for controlling software configurations in data processing systems
EP0163096B1 (de) * 1984-04-26 1988-11-17 BBC Brown Boveri AG Einrichtung zur Rettung eines Rechnerzustandes
US4633466A (en) * 1984-05-01 1986-12-30 Texas Instruments Incorporated Self testing data processing system with processor independent test program
US4646298A (en) * 1984-05-01 1987-02-24 Texas Instruments Incorporated Self testing data processing system with system test master arbitration
JPS61182160A (ja) * 1985-02-06 1986-08-14 Toshiba Corp デ−タ処理装置
US4837677A (en) * 1985-06-14 1989-06-06 International Business Machines Corporation Multiple port service expansion adapter for a communications controller
US4751634A (en) * 1985-06-14 1988-06-14 International Business Machines Corporation Multiple port communications adapter apparatus
JPS6219904A (ja) * 1985-07-18 1987-01-28 Diesel Kiki Co Ltd マイクロプロセツサを用いた制御装置
GB2189061A (en) * 1986-03-10 1987-10-14 Hitachi Ltd Management of system configuration data
EP0237841B1 (de) * 1986-03-21 1991-07-24 Siemens Aktiengesellschaft Verfahren zur Bearbeitung von Konfigurationsänderungen einer Datenverarbeitungsanlage und Vorrichtung zur Durchführung des Verfahrens
US5109484A (en) * 1986-04-09 1992-04-28 International Business Machines Corporation Self configuring terminal which polls loop network and generates list of connected devices for use in selectively downloading control programs
US4816990A (en) * 1986-11-05 1989-03-28 Stratus Computer, Inc. Method and apparatus for fault-tolerant computer system having expandable processor section
DE3751108T2 (de) * 1986-11-12 1995-10-26 Nippon Electric Co Mikroprozessor mit der Fähigkeit, an einen Koprozessor geschaltet zu werden.
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US4868783A (en) * 1987-06-15 1989-09-19 International Business Machines Corporation Dynamic port reconfiguration
US5072366A (en) * 1987-08-04 1991-12-10 Digital Equipment Corporation Data crossbar switch
US4970640A (en) * 1987-08-28 1990-11-13 International Business Machines Corporation Device initiated partial system quiescing
US5081575A (en) * 1987-11-06 1992-01-14 Oryx Corporation Highly parallel computer architecture employing crossbar switch with selectable pipeline delay
US4885739A (en) * 1987-11-13 1989-12-05 Dsc Communications Corporation Interprocessor switching network
US5237688A (en) * 1987-11-18 1993-08-17 International Business Machines Corporation Software packaging structure having hierarchical replaceable units
JPH07111713B2 (ja) * 1988-02-24 1995-11-29 富士通株式会社 構成変更制御方式
US5257387A (en) * 1988-09-09 1993-10-26 Compaq Computer Corporation Computer implemented method and apparatus for dynamic and automatic configuration of a computer system and circuit boards including computer resource allocation conflict resolution
US5107496A (en) * 1989-10-20 1992-04-21 International Business Machines Corp. Method and system for detecting and recovering from switching errors
AU650242B2 (en) * 1989-11-28 1994-06-16 International Business Machines Corporation Methods and apparatus for dynamically managing input/output (I/O) connectivity
US5056001A (en) * 1989-12-20 1991-10-08 Ge Fanuc Automation North America, Inc. Method for configuring an input/output module coupled to a programmable logic controller
US5774642A (en) * 1990-08-09 1998-06-30 Bull S.A. Architecture for dynamic service processor exchange providing multitasking environment where multiple processors have access to a system configuration table
FR2665778B1 (fr) * 1990-08-09 1993-06-18 Bull Sa Architecture pour echange dynamique de processeur de service.
US5269011A (en) * 1990-09-24 1993-12-07 Emc Corporation Dynamically reconfigurable data storage system with storage system controllers selectively operable as channel adapters on storage device adapters
US5761479A (en) * 1991-04-22 1998-06-02 Acer Incorporated Upgradeable/downgradeable central processing unit chip computer systems
EP0510241A3 (en) * 1991-04-22 1993-01-13 Acer Incorporated Upgradeable/downgradeable computer
US5551012A (en) * 1991-04-22 1996-08-27 Acer Incorporated Single socket upgradeable computer motherboard with automatic detection and socket reconfiguration for inserted CPU chip
US5321813A (en) * 1991-05-01 1994-06-14 Teradata Corporation Reconfigurable, fault tolerant, multistage interconnect network and protocol
EP0529142A1 (en) * 1991-08-30 1993-03-03 Acer Incorporated Upgradeable/downgradeable computers
US5423026A (en) * 1991-09-05 1995-06-06 International Business Machines Corporation Method and apparatus for performing control unit level recovery operations
US5410300A (en) * 1991-09-06 1995-04-25 International Business Machines Corporation Distributed crossbar switch architecture
US5317712A (en) * 1991-12-19 1994-05-31 Intel Corporation Method and apparatus for testing and configuring the width of portions of a memory
JP2500993B2 (ja) * 1992-07-31 1996-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション 情報処理システムおよび情報処理システム管理方法
US6182106B1 (en) 1993-08-30 2001-01-30 International Business Machines Corporation Method and system for providing a common hardware system console interface in data processing systems
US5594874A (en) * 1993-09-30 1997-01-14 Cirrus Logic, Inc. Automatic bus setting, sensing and switching interface unit
US5742848A (en) * 1993-11-16 1998-04-21 Microsoft Corp. System for passing messages between source object and target object utilizing generic code in source object to invoke any member function of target object by executing the same instructions
US5907684A (en) * 1994-06-17 1999-05-25 International Business Machines Corporation Independent channel coupled to be shared by multiple physical processing nodes with each node characterized as having its own memory, CPU and operating system image
US5727184A (en) * 1994-06-27 1998-03-10 Cirrus Logic, Inc. Method and apparatus for interfacing between peripherals of multiple formats and a single system bus
US5794014A (en) * 1994-06-27 1998-08-11 Cirrus Logic, Inc. Method and apparatus for interfacing between peripherals of multiple formats and a single system bus
US5608877A (en) * 1995-03-24 1997-03-04 Cirrus Logic, Inc. Reset based computer bus identification method and circuit resilient to power transience
US5632027A (en) * 1995-09-14 1997-05-20 International Business Machines Corporation Method and system for mass storage device configuration management
US5980448A (en) * 1998-01-28 1999-11-09 Vascor, Inc. Single chamber blood pump
US6275890B1 (en) * 1998-08-19 2001-08-14 International Business Machines Corporation Low latency data path in a cross-bar switch providing dynamically prioritized bus arbitration
US6842104B1 (en) * 1999-03-19 2005-01-11 Matsushita Electric Industrial Co., Ltd. System lsi and a cross-bus switch apparatus achieved in a plurality of circuits in which two or more pairs of a source apparatus and a destination apparatus are connected simultaneously and buses are wired without concentration
US6519697B1 (en) 1999-11-15 2003-02-11 Ncr Corporation Method and apparatus for coordinating the configuration of massively parallel systems
US6745240B1 (en) 1999-11-15 2004-06-01 Ncr Corporation Method and apparatus for configuring massively parallel systems
US6418526B1 (en) 1999-11-15 2002-07-09 Ncr Corporation Method and apparatus for synchronizing nodes in massively parallel systems
US6412002B1 (en) 1999-11-15 2002-06-25 Ncr Corporation Method and apparatus for selecting nodes in configuring massively parallel systems
US7058750B1 (en) * 2000-05-10 2006-06-06 Intel Corporation Scalable distributed memory and I/O multiprocessor system
US6748557B1 (en) 2000-09-27 2004-06-08 International Buisness Machines Corporation System, method, and program for determining the availability of interfaces to a control unit
US6745347B1 (en) 2000-09-27 2004-06-01 International Business Machines Corporation System, method and program for determining the availability of interfaces to a device from information provided by the device
US6850997B1 (en) * 2000-09-27 2005-02-01 International Business Machines Corporation System, method, and program for determining the availability of paths to a device
US6950893B2 (en) * 2001-03-22 2005-09-27 I-Bus Corporation Hybrid switching architecture
US7171499B2 (en) * 2003-10-10 2007-01-30 Advanced Micro Devices, Inc. Processor surrogate for use in multiprocessor systems and multiprocessor system using same
US7640383B2 (en) * 2004-11-05 2009-12-29 Via Technologies Inc. Method and related apparatus for configuring lanes to access ports
CN104348889B (zh) * 2013-08-09 2019-04-16 鸿富锦精密工业（深圳）有限公司 切换开关及电子装置
KR102552270B1 (ko) * 2018-11-22 2023-07-07 삼성디스플레이 주식회사 원장보호필름의 박리방법 및 유기발광 표시장치의 제조방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3200380A (en) * 1961-02-16 1965-08-10 Burroughs Corp Data processing system
US3566358A (en) * 1968-03-19 1971-02-23 Bevier Hasbrouck Integrated multi-computer system
US3623011A (en) * 1969-06-25 1971-11-23 Bell Telephone Labor Inc Time-shared access to computer registers
US3812469A (en) * 1972-05-12 1974-05-21 Burroughs Corp Multiprocessing system having means for partitioning into independent processing subsystems
USRE27703E (en) 1972-09-05 1973-07-24 Configuration control in multiprocessors
US3916383A (en) * 1973-02-20 1975-10-28 Memorex Corp Multi-processor data processing system
US3828321A (en) * 1973-03-15 1974-08-06 Gte Automatic Electric Lab Inc System for reconfiguring central processor and instruction storage combinations

Also Published As

Publication number Publication date
US4014005A (en) 1977-03-22
FR2337371A1 (fr) 1977-07-29
DE2655827A1 (de) 1977-07-14
SE7700081L (sv) 1977-07-06
GB1556228A (en) 1979-11-21
IT1070427B (it) 1985-03-29
DE2655827B2 (de) 1978-08-03
ES454788A1 (es) 1978-01-01
JPS5285445A (en) 1977-07-15
JPS5326098B2 (US07754267-20100713-C00017.png) 1978-07-31
BE848933A (fr) 1977-03-16
FR2337371B1 (US07754267-20100713-C00017.png) 1979-09-28
SE420031B (sv) 1981-09-07
JPS586975B2 (ja) 1983-02-07
CA1082786A (en) 1980-07-29
DE2655827C3 (de) 1979-04-05
US4075693A (en) 1978-02-21
ZA766572B (en) 1978-06-28
NL7700070A (nl) 1977-07-07
JPS534443A (en) 1978-01-17
ATA916776A (de) 1984-03-15
BR7700046A (pt) 1977-09-06
DD129003A5 (de) 1977-12-21
AT376310B (de) 1984-11-12

Similar Documents

Publication Publication Date Title
FR2337371B1 (US07754267-20100713-C00017.png)
FI51728B (US07754267-20100713-C00017.png)
JPS5610901B2 (US07754267-20100713-C00017.png)
FI760814A (US07754267-20100713-C00017.png)
DK467977A (US07754267-20100713-C00017.png)
JPS5729698B2 (US07754267-20100713-C00017.png)
IN146361B (US07754267-20100713-C00017.png)
JPS5353074U (US07754267-20100713-C00017.png)
JPS5529998Y2 (US07754267-20100713-C00017.png)
JPS5548769Y2 (US07754267-20100713-C00017.png)
JPS5440370B2 (US07754267-20100713-C00017.png)
JPS52163447U (US07754267-20100713-C00017.png)
JPS5353729U (US07754267-20100713-C00017.png)
FI760818A (US07754267-20100713-C00017.png)
FI760982A (US07754267-20100713-C00017.png)
JPS5193153U (US07754267-20100713-C00017.png)
JPS52100204U (US07754267-20100713-C00017.png)
JPS52141455U (US07754267-20100713-C00017.png)
JPS52154670U (US07754267-20100713-C00017.png)
JPS52166399U (US07754267-20100713-C00017.png)
JPS5328515U (US07754267-20100713-C00017.png)
CS186526B1 (US07754267-20100713-C00017.png)
JPS5331083U (US07754267-20100713-C00017.png)
JPS5350833U (US07754267-20100713-C00017.png)
DD124305A1 (US07754267-20100713-C00017.png)

Legal Events

Date Code Title Description
PL Patent ceased