CA985789A - Method and means for reducing the amount of address translation in a virtual memory data processing system - Google Patents

Method and means for reducing the amount of address translation in a virtual memory data processing system

Info

Publication number
CA985789A
CA985789A CA174,808A CA174808A CA985789A CA 985789 A CA985789 A CA 985789A CA 174808 A CA174808 A CA 174808A CA 985789 A CA985789 A CA 985789A
Authority
CA
Canada
Prior art keywords
reducing
amount
data processing
processing system
address translation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA174,808A
Other languages
English (en)
Other versions
CA174808S (en
Inventor
Warren J. Kelley
Lawrence E. Larson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of CA985789A publication Critical patent/CA985789A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
CA174,808A 1972-07-21 1973-06-22 Method and means for reducing the amount of address translation in a virtual memory data processing system Expired CA985789A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US27404072A 1972-07-21 1972-07-21

Publications (1)

Publication Number Publication Date
CA985789A true CA985789A (en) 1976-03-16

Family

ID=23046519

Family Applications (1)

Application Number Title Priority Date Filing Date
CA174,808A Expired CA985789A (en) 1972-07-21 1973-06-22 Method and means for reducing the amount of address translation in a virtual memory data processing system

Country Status (19)

Country Link
JP (1) JPS5444175B2 (es)
AR (1) AR204699A1 (es)
AU (1) AU472173B2 (es)
BG (1) BG28079A3 (es)
BR (1) BR7305500D0 (es)
CA (1) CA985789A (es)
CH (1) CH550437A (es)
DD (1) DD106911A5 (es)
DE (1) DE2331394B1 (es)
ES (1) ES416400A1 (es)
FR (1) FR2194328A5 (es)
GB (1) GB1429850A (es)
HU (1) HU170278B (es)
IT (1) IT1003084B (es)
NL (1) NL7309695A (es)
PL (1) PL100121B1 (es)
RO (1) RO72464A (es)
SU (1) SU784814A3 (es)
YU (1) YU35688B (es)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5171648A (es) * 1974-12-18 1976-06-21 Panafacom Ltd
JPS5275931A (en) * 1975-12-22 1977-06-25 Oki Electric Ind Co Ltd Memory address extension mechanism for information processing unit
JPS5821305B2 (ja) * 1976-05-31 1983-04-28 横河電機株式会社 計算機
JPS5821306B2 (ja) * 1976-09-14 1983-04-28 横河電機株式会社 アドレス変換機能を持つたデ−タ処理装置
JPS5821307B2 (ja) * 1976-09-14 1983-04-28 横河電機株式会社 アドレス変換機能を持つたデ−タ処理装置
JPS5435638A (en) * 1977-08-25 1979-03-15 Toshiba Corp Address converter
JPS5435637A (en) * 1977-08-25 1979-03-15 Toshiba Corp Address conversion system
DE2842288A1 (de) * 1978-09-28 1980-04-17 Siemens Ag Datentransferschalter mit assoziativer adressauswahl in einem virtuellen speicher

Also Published As

Publication number Publication date
ES416400A1 (es) 1976-02-16
YU35688B (en) 1981-04-30
AR204699A1 (es) 1976-02-27
DE2331394B1 (de) 1974-01-10
HU170278B (es) 1977-05-28
FR2194328A5 (es) 1974-02-22
YU177573A (en) 1980-10-31
AU5730773A (en) 1975-01-09
SU784814A3 (ru) 1980-11-30
DD106911A5 (es) 1974-07-05
BG28079A3 (en) 1980-02-25
DE2331394A1 (es) 1974-01-10
BR7305500D0 (pt) 1974-08-22
JPS5444175B2 (es) 1979-12-24
IT1003084B (it) 1976-06-10
CH550437A (de) 1974-06-14
AU472173B2 (en) 1976-05-20
GB1429850A (en) 1976-03-31
PL100121B1 (pl) 1978-09-30
JPS4953338A (es) 1974-05-23
RO72464A (ro) 1981-06-26
NL7309695A (es) 1974-01-23

Similar Documents

Publication Publication Date Title
CA1012650A (en) Simplified storage protection and address translation under system mode control in a data processing system
CA986232A (en) Data processing system memory relocation apparatus and method
CA986230A (en) Virtual memory system
CA1026010A (en) Buffered virtual storage and data processing system
AU449757B2 (en) Method and apparatus for addressing a memory at selectively controlled rates
CA989521A (en) Virtual memory system
CA949225A (en) Information processing system having means for dynamic memory address preparation
AU471749B2 (en) Apparatus and method ofa variable memory cycle ina data processing unit
CA998185A (en) Clock apparatus and data processing system
CA985789A (en) Method and means for reducing the amount of address translation in a virtual memory data processing system
CA948299A (en) Shared memory data processing system
CA1004363A (en) Method and means for reading numerals
CA892798A (en) Data storage method and apparatus
AU506710B2 (en) Method of accessing priviledged memory in a multiprogrammed data processing system
CA1023860A (en) Time ordered memory system and operation
CA987033A (en) Memory size independent data processing system and method
CA987032A (en) Memory size independent data processing system and method
CA910480A (en) Method and apparatus for adding or subtracting in an associative memory
CA905548A (en) Data processing method and means
CA825827A (en) Diagnostic method and implementation for data processing
AU487781B2 (en) Improvements in or relating to memory arrangements for data processing apparatus
AU445970B2 (en) Information processing system having means for dynamic memory address preparation
AU477755B2 (en) Improvements in or relating to programme controlled data processing systems
AU485326B2 (en) Improvements in or relating to programme controlled data processing systems
AU448379B2 (en) Improvements in or relating toa method and apparatus for storing information