CA2310311C - Boucle a phase asservie utilisant le sous-echantillonnage - Google Patents

Boucle a phase asservie utilisant le sous-echantillonnage Download PDF

Info

Publication number
CA2310311C
CA2310311C CA002310311A CA2310311A CA2310311C CA 2310311 C CA2310311 C CA 2310311C CA 002310311 A CA002310311 A CA 002310311A CA 2310311 A CA2310311 A CA 2310311A CA 2310311 C CA2310311 C CA 2310311C
Authority
CA
Canada
Prior art keywords
frequency
signal
sampling
pll
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CA002310311A
Other languages
English (en)
Other versions
CA2310311A1 (fr
Inventor
Amr N. Hafez
Mohamed I. Elmasry
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BlackBerry Ltd
Original Assignee
Research in Motion Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Research in Motion Ltd filed Critical Research in Motion Ltd
Publication of CA2310311A1 publication Critical patent/CA2310311A1/fr
Application granted granted Critical
Publication of CA2310311C publication Critical patent/CA2310311C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/185Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using a mixer in the loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
CA002310311A 2000-05-25 2000-05-30 Boucle a phase asservie utilisant le sous-echantillonnage Expired - Lifetime CA2310311C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/579,088 US6463112B1 (en) 2000-05-25 2000-05-25 Phase locked-loop using sub-sampling
US09/579,088 2000-05-25

Publications (2)

Publication Number Publication Date
CA2310311A1 CA2310311A1 (fr) 2001-11-25
CA2310311C true CA2310311C (fr) 2003-03-25

Family

ID=24315510

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002310311A Expired - Lifetime CA2310311C (fr) 2000-05-25 2000-05-30 Boucle a phase asservie utilisant le sous-echantillonnage

Country Status (2)

Country Link
US (2) US6463112B1 (fr)
CA (1) CA2310311C (fr)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6489950B1 (en) 1998-06-26 2002-12-03 Research In Motion Limited Hand-held electronic device with auxiliary input device
US7705828B2 (en) 1998-06-26 2010-04-27 Research In Motion Limited Dual-mode mobile communication device
US6278442B1 (en) 1998-06-26 2001-08-21 Research In Motion Limited Hand-held electronic device with a keyboard optimized for use with the thumbs
US6990154B1 (en) * 2000-11-03 2006-01-24 Texas Instruments Incorporated Using an IF synthesizer to provide raster component of frequency channel spacing
US20030112043A1 (en) * 2001-12-19 2003-06-19 Ando Electric Co., Ltd. PLL circuit and control method for PLL circuit
US7302237B2 (en) * 2002-07-23 2007-11-27 Mercury Computer Systems, Inc. Wideband signal generators, measurement devices, methods of signal generation, and methods of signal analysis
US20040105485A1 (en) * 2002-07-29 2004-06-03 Unaxis Usa, Inc. Temperature compensation for acousto-optc devices
US7551685B2 (en) * 2003-08-25 2009-06-23 M/A-Com, Inc. Apparatus, methods and articles of manufacture for signal correction using adaptive phase re-alignment
US20040087296A1 (en) * 2002-10-25 2004-05-06 Gct Semiconductor, Inc. Radio receiver and method for AM suppression and DC-offset removal
KR100519246B1 (ko) 2003-08-13 2005-10-06 삼성전자주식회사 1 개의 극점을 가지는 클럭 발생기
US7436921B1 (en) * 2004-11-05 2008-10-14 Rockwell Collins, Inc. Frequency sampling phase detector
US7613268B2 (en) * 2005-04-23 2009-11-03 Nortel Networks Limited Method and apparatus for designing a PLL
WO2006122094A2 (fr) * 2005-05-06 2006-11-16 Keystone Semiconductor, Inc. Boucle fermee en temps d'arrivee
US20090267837A1 (en) * 2005-05-06 2009-10-29 Lin Wen T Arrival-Time Locked Loop
US7789587B2 (en) * 2006-09-14 2010-09-07 James Edwin Harry Road shoulder working apparatus
US7633347B2 (en) * 2007-03-08 2009-12-15 02Micro International Limited Apparatus and method for operating a phase-locked loop circuit
US7724096B2 (en) * 2007-09-28 2010-05-25 Broadcom Corporation Method and system for signal generation via a PLL with undersampled feedback
US7936192B2 (en) * 2008-05-16 2011-05-03 Van Den Berg Leendert Jan Alias-locked loop frequency synthesizer using a regenerative sampling latch
CN101789601B (zh) * 2010-03-16 2012-07-18 许昌开普电器检测研究院 Rtds锁相同步元件
EP2550741B1 (fr) * 2010-03-24 2015-01-14 Greenpeak Technologies B.V. Emetteur-récepteur comprenant une boucle verrouillée en fréquence sous-échantillonnée
US9197224B2 (en) 2011-07-13 2015-11-24 The Trustees Of Columbia University In The City Of New York Circuits and methods for a combined phase detector
CN102420606B (zh) * 2011-11-18 2013-11-06 北京航天测控技术有限公司 一种低相噪小步进频综实现方法
WO2016054614A1 (fr) * 2014-10-03 2016-04-07 Zaretsky, Howard Générateur de fréquence de 60 ghz incorporant une amplification et une extraction de troisième harmonique
US10411716B2 (en) * 2016-06-06 2019-09-10 Richwave Technology Corp. Subsampling motion detector for detecting motion of object under measurement
WO2019077673A1 (fr) * 2017-10-17 2019-04-25 三菱電機株式会社 Source de signal
US10374618B1 (en) 2018-03-29 2019-08-06 Qorvo Us, Inc. Frequency locked loop with multi-bit sampler
KR102430227B1 (ko) * 2020-07-17 2022-08-08 고려대학교 산학협력단 듀얼-도메인 서브 샘플링 위상 고정 루프
CN112073065B (zh) * 2020-08-12 2023-03-14 西安电子科技大学 一种毫米波亚采样dds混频小数分频锁相环结构
US11398827B1 (en) 2021-08-06 2022-07-26 Cisco Technology, Inc. Phase-locked loop with phase noise cancellation
US11996854B2 (en) 2022-06-29 2024-05-28 Samsung Electronics Co., Ltd. Method and system for low noise sub-sampling phase lock loop (PLL) architecture with automatic dynamic frequency acquisition
CN115603745B (zh) * 2022-11-29 2023-03-07 成都芯矩阵科技有限公司 一种自偏置双环延迟电路

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4458214A (en) 1981-09-28 1984-07-03 The Bendix Corporation Fast sampling phase locked loop frequency synthesizer
US4584539A (en) 1984-11-28 1986-04-22 General Dynamics Pomona Division Frequency-agile, multi-channel, microwave frequency synthesizer
US4720688A (en) 1985-05-15 1988-01-19 Matsushita Electric Industrial Co., Ltd. Frequency synthesizer
US4755774A (en) 1985-07-15 1988-07-05 Motorola Inc. Two-port synthesizer modulation system employing an improved reference phase modulator
US5184093A (en) * 1991-03-08 1993-02-02 Mitsubishi Denki Kabushiki Kaisha Frequency synthesizer
US5343168A (en) * 1993-07-09 1994-08-30 Northrop Grumman Corporation Harmonic frequency synthesizer with adjustable frequency offset
GB2294599B (en) 1994-10-28 1999-04-14 Marconi Instruments Ltd A frequency synthesiser
JP2817676B2 (ja) 1995-07-31 1998-10-30 日本電気株式会社 Pll周波数シンセサイザ
US6163232A (en) * 1998-08-20 2000-12-19 Siemens Aktiengesellschaft Frequency/phase modulator using a digital synthesis circuit in a phase locked loop

Also Published As

Publication number Publication date
US20020191728A1 (en) 2002-12-19
CA2310311A1 (fr) 2001-11-25
US6614866B2 (en) 2003-09-02
US6463112B1 (en) 2002-10-08

Similar Documents

Publication Publication Date Title
CA2310311C (fr) Boucle a phase asservie utilisant le sous-echantillonnage
US6249189B1 (en) Frequency synthesizer accomplished by using multiphase reference signal source
US7482885B2 (en) Method of frequency synthesis for fast switching
US6414555B2 (en) Frequency synthesizer
US7250823B2 (en) Direct digital synthesis (DDS) phase locked loop (PLL) frequency synthesizer and associated methods
US6603362B2 (en) Subsampling digitizer-based frequency synthesizer
US6873213B2 (en) Fractional N frequency synthesizer
US7521974B2 (en) Translational phase locked loop using a quantized interpolated edge timed synthesizer
RU2668737C1 (ru) Делитель частоты, схема автоматической фазовой подстройки частоты, приёмопередатчик, радиостанция и способ частотного разделения
US5831481A (en) Phase lock loop circuit having a broad loop band and small step frequency
FI107479B (fi) Askelohjattu taajuussyntetisaattori
EP1729432A1 (fr) Production d'un sigla de sortie de boucle à phase asservie présentant des composantes spectrales parasites réduites
US20200186153A1 (en) Signal source
US8995506B2 (en) Transceiver with sub-sampling based frequency synthesizer
CN109936363B (zh) 宽带小数分频锁相环系统及其杂散优化方法
JPH05122068A (ja) 周波数シンセサイザ
Hafez et al. A low power monolithic subsampled phase-locked loop architecture for wireless transceivers
US11909409B1 (en) Low jitter PLL
Chenakin A broadband, low phase noise, fast switching PLL frequency synthesizer
JP3792955B2 (ja) 周波数シンセサイザ及び装置
US20140184274A1 (en) Fractional-n frequency synthesizer with low quantization noise
Wang New strategies for low noise, agile PLL frequency synthesis
JPH05122066A (ja) 周波数シンセサイザ
Rhee Phase-locked frequency synthesis and modulation for modern wireless transceivers
GB2376578A (en) Frequency synthesizer

Legal Events

Date Code Title Description
EEER Examination request