CA2080956A1 - Dispositif pour reduire les demandes d'interruption repetees - Google Patents

Dispositif pour reduire les demandes d'interruption repetees

Info

Publication number
CA2080956A1
CA2080956A1 CA2080956A CA2080956A CA2080956A1 CA 2080956 A1 CA2080956 A1 CA 2080956A1 CA 2080956 A CA2080956 A CA 2080956A CA 2080956 A CA2080956 A CA 2080956A CA 2080956 A1 CA2080956 A1 CA 2080956A1
Authority
CA
Canada
Prior art keywords
interrupt
processor
system bus
request
refused
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2080956A
Other languages
English (en)
Other versions
CA2080956C (fr
Inventor
George J. Barlow
James W. Keeley
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2080956A1 publication Critical patent/CA2080956A1/fr
Application granted granted Critical
Publication of CA2080956C publication Critical patent/CA2080956C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
CA002080956A 1991-10-22 1992-10-20 Dispositif pour reduire les demandes d'interruption repetees Expired - Fee Related CA2080956C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/781,524 1991-10-22
US07/781,524 US5404535A (en) 1991-10-22 1991-10-22 Apparatus and method for providing more effective reiterations of processing task requests in a multiprocessor system

Publications (2)

Publication Number Publication Date
CA2080956A1 true CA2080956A1 (fr) 1993-04-23
CA2080956C CA2080956C (fr) 1997-08-19

Family

ID=25123015

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002080956A Expired - Fee Related CA2080956C (fr) 1991-10-22 1992-10-20 Dispositif pour reduire les demandes d'interruption repetees

Country Status (8)

Country Link
US (2) US5404535A (fr)
EP (1) EP0538829B1 (fr)
JP (1) JP2706602B2 (fr)
KR (1) KR960006502B1 (fr)
AU (1) AU652492B2 (fr)
CA (1) CA2080956C (fr)
DE (1) DE69221986T2 (fr)
ES (1) ES2106116T3 (fr)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5404535A (en) * 1991-10-22 1995-04-04 Bull Hn Information Systems Inc. Apparatus and method for providing more effective reiterations of processing task requests in a multiprocessor system
US5581770A (en) * 1992-06-04 1996-12-03 Mitsubishi Denki Kabushiki Kaisha Floating interruption handling system and method
CA2123447C (fr) * 1993-09-20 1999-02-16 Richard L. Arndt Structure d'interruption evolutive pour systeme multiprocesseur
US5548767A (en) * 1993-10-06 1996-08-20 Intel Corporation Method and apparatus for streamlined handshaking between state machines
US5671424A (en) * 1994-02-02 1997-09-23 Advanced Micro Devices, Inc. Immediate system management interrupt source with associated reason register
US5862389A (en) * 1995-02-27 1999-01-19 Intel Corporation Method and apparatus for selectively invoking a particular interrupt service routine for a particular interrupt request
JP3442932B2 (ja) * 1995-09-29 2003-09-02 インターナショナル・ビジネス・マシーンズ・コーポレーション 情報処理システム
US5799160A (en) * 1996-06-24 1998-08-25 Motorola, Inc. Circuit and method for controlling bus arbitration
US5842026A (en) * 1996-07-01 1998-11-24 Sun Microsystems, Inc. Interrupt transfer management process and system for a multi-processor environment
JP2996183B2 (ja) * 1996-08-16 1999-12-27 日本電気株式会社 Ｄｍａ機能を備えたデータ処理装置
US5900024A (en) * 1996-11-07 1999-05-04 Oracle Corporation Method for processing type-ahead input and operation-abort input
US5881294A (en) * 1997-03-18 1999-03-09 Vlsi Technology, Inc. System for transforming PCI level interrupts
US6374318B1 (en) 1998-10-16 2002-04-16 Dell Usa, L.P. Filter-circuit for computer system bus
US6195715B1 (en) 1998-11-13 2001-02-27 Creative Technology Ltd. Interrupt control for multiple programs communicating with a common interrupt by associating programs to GP registers, defining interrupt register, polling GP registers, and invoking callback routine associated with defined interrupt register
JP4030216B2 (ja) * 1999-03-09 2008-01-09 インターナショナル・ビジネス・マシーンズ・コーポレーション マイクロプロセッサとマイクロプロセッサを含むシステム及びマイクロプロセッサのバスサイクル制御方法
US7054975B2 (en) * 2001-08-10 2006-05-30 Koninklijke Philips Electronics N.V. Interrupt generation in a bus system
US7552261B2 (en) * 2001-10-12 2009-06-23 Mips Technologies, Inc. Configurable prioritization of core generated interrupts
US7487339B2 (en) * 2001-10-12 2009-02-03 Mips Technologies, Inc. Method and apparatus for binding shadow registers to vectored interrupts
US7039740B2 (en) * 2002-07-19 2006-05-02 Newisys, Inc. Interrupt handling in systems having multiple multi-processor clusters
US8984199B2 (en) 2003-07-31 2015-03-17 Intel Corporation Inter-processor interrupts
US8214574B2 (en) * 2006-09-08 2012-07-03 Intel Corporation Event handling for architectural events at high privilege levels
US8934332B2 (en) 2012-02-29 2015-01-13 International Business Machines Corporation Multi-threaded packet processing
US9678903B1 (en) 2014-10-15 2017-06-13 Intel Corporation Systems and methods for managing inter-CPU interrupts between multiple CPUs
GB201801572D0 (en) 2018-01-31 2018-03-14 Nordic Semiconductor Asa Inter-processor communication
US12039368B2 (en) * 2021-09-07 2024-07-16 Apple Inc. Priority inversion mitigation techniques

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4231086A (en) * 1978-10-31 1980-10-28 Honeywell Information Systems, Inc. Multiple CPU control system
US4769768A (en) * 1983-09-22 1988-09-06 Digital Equipment Corporation Method and apparatus for requesting service of interrupts by selected number of processors
US4831518A (en) * 1986-08-26 1989-05-16 Bull Hn Information Systems Inc. Multiprocessor interrupt rerouting mechanism
DE3882991T2 (de) * 1987-05-01 1994-03-24 Digital Equipment Corp Anordnung und methode zur erzielung von unterbrechungen mit einem "pended bus".
KR930002791B1 (ko) * 1987-05-01 1993-04-10 디지탈이큅먼트 코오포레이숀 펜디드 버스에서의 인터럽트 서비스노드
US4953072A (en) * 1987-05-01 1990-08-28 Digital Equipment Corporation Node for servicing interrupt request messages on a pended bus
JPH0199163A (ja) * 1987-10-13 1989-04-18 Nec Corp マルチプロセッサ割込み処理方式
US5027271A (en) * 1987-12-21 1991-06-25 Bull Hn Information Systems Inc. Apparatus and method for alterable resource partitioning enforcement in a data processing system having central processing units using different operating systems
JPH01295355A (ja) * 1988-05-24 1989-11-29 Fanuc Ltd マルチマスタバス用割込制御回路
JPH0268632A (ja) * 1988-09-05 1990-03-08 Toshiba Corp 割込み制御装置
US5155858A (en) * 1988-10-27 1992-10-13 At&T Bell Laboratories Twin-threshold load-sharing system with each processor in a multiprocessor ring adjusting its own assigned task list based on workload threshold
US5125096A (en) * 1988-10-31 1992-06-23 International Business Machines Corporation System for implementing to a packet switch protocol for a multinode data communications network utilizing separate data and control paths
US5185864A (en) * 1989-06-16 1993-02-09 International Business Machines Corporation Interrupt handling for a computing system with logical devices and interrupt reset
US5210867A (en) * 1990-10-05 1993-05-11 Bull Hn Information Systems Inc. Method and apparatus for memory retry
US5404535A (en) * 1991-10-22 1995-04-04 Bull Hn Information Systems Inc. Apparatus and method for providing more effective reiterations of processing task requests in a multiprocessor system

Also Published As

Publication number Publication date
DE69221986T2 (de) 1998-04-02
EP0538829B1 (fr) 1997-09-03
US5664200A (en) 1997-09-02
AU2721492A (en) 1993-04-29
KR960006502B1 (ko) 1996-05-16
ES2106116T3 (es) 1997-11-01
JP2706602B2 (ja) 1998-01-28
DE69221986D1 (de) 1997-10-09
EP0538829A3 (en) 1994-08-24
US5404535A (en) 1995-04-04
JPH05216835A (ja) 1993-08-27
CA2080956C (fr) 1997-08-19
KR930008641A (ko) 1993-05-21
EP0538829A2 (fr) 1993-04-28
AU652492B2 (en) 1994-08-25

Similar Documents

Publication Publication Date Title
CA2080956A1 (fr) Dispositif pour reduire les demandes d'interruption repetees
EP0320607B1 (fr) Système multiprocesseur à duplication de données globales
CA1179069A (fr) Appareil de transmission de donnees pour systeme multiprocesseur
EP0458304B1 (fr) Appareil de commande de transfert pour l'accès direct en mémoire et utilisation
US4602327A (en) Bus master capable of relinquishing bus on request and retrying bus cycle
US4495571A (en) Data processing system having synchronous bus wait/retry cycle
US4268906A (en) Data processor input/output controller
US5455916A (en) Method for performing inter-unit data transfer operations among a plurality of input/output bus interface units coupled to a common asynchronous bus
US4484271A (en) Microprogrammed system having hardware interrupt apparatus
CA2124031A1 (fr) Logique de soutien d'acces direct memoire pour ordinateur a cartes de circuit imprime
EP0535696A2 (fr) Méthode et appareil permettant d'éviter les blocages dans un système multi-processeur
EP0523764A2 (fr) Système d'ordinateur muni d'une interconnection directe parbus entre le processeur et la mémoire principale dynamique et d'une commande DMA incorporée au processeur, pour une pluralité de moyens d'échange de données égalament raccordés audit bus, et processeur central destiné à être utilisé dans un tel système d'ordinateur
EP0636973A3 (fr) Puce à interface de processeur pour système à double microprocesseur.
EP0071782B1 (fr) Dispositif d'adaptation pour multiple sous-canaux avec un registre d'état/adresse unique
ES8303745A1 (es) Un dispositivo de unidad de datos para conexion a un equipo de interconexion de sistema en una instalacion de tratamien-miento de datos.
EP0435092B1 (fr) Système de traitement de données avec contrÔleur d'accès mémoire direct et méthode pour changer la maîtrise du bus en réponse à des intérruptions à priorité déterminée
GB1589180A (en) Data processing apparatus
JPH0792782B2 (ja) 処理実行システム
EP0293860A3 (fr) Module de commande périphérique et interface pour adaptateur
TW359777B (en) Arbitration apparatus using least recently used algorithm
US5089953A (en) Control and arbitration unit
EP0297931A2 (fr) Circuit adaptateur de bus pour ordinateur
US5799195A (en) Structure and method for detecting occurrence of external events using semaphores
US5274825A (en) Microprocessor vectored interrupts
US5805841A (en) Symmetric parallel multi-processing bus architeture

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed