CA2050799C - Circuit de calcul de decalages en virgule flottante facile a utiliser et necessitant peu de materiel - Google Patents

Circuit de calcul de decalages en virgule flottante facile a utiliser et necessitant peu de materiel

Info

Publication number
CA2050799C
CA2050799C CA002050799A CA2050799A CA2050799C CA 2050799 C CA2050799 C CA 2050799C CA 002050799 A CA002050799 A CA 002050799A CA 2050799 A CA2050799 A CA 2050799A CA 2050799 C CA2050799 C CA 2050799C
Authority
CA
Canada
Prior art keywords
value
higher value
bits
equal
comparison
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002050799A
Other languages
English (en)
Other versions
CA2050799A1 (fr
Inventor
Shingo Ishihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2050799A1 publication Critical patent/CA2050799A1/fr
Application granted granted Critical
Publication of CA2050799C publication Critical patent/CA2050799C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/485—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Complex Calculations (AREA)
  • Executing Machine-Instructions (AREA)
  • Manipulation Of Pulses (AREA)
CA002050799A 1990-09-07 1991-09-06 Circuit de calcul de decalages en virgule flottante facile a utiliser et necessitant peu de materiel Expired - Fee Related CA2050799C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP23735890 1990-09-07
JP237358/1990 1990-09-07

Publications (2)

Publication Number Publication Date
CA2050799A1 CA2050799A1 (fr) 1992-03-08
CA2050799C true CA2050799C (fr) 1994-03-22

Family

ID=17014212

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002050799A Expired - Fee Related CA2050799C (fr) 1990-09-07 1991-09-06 Circuit de calcul de decalages en virgule flottante facile a utiliser et necessitant peu de materiel

Country Status (4)

Country Link
US (1) US5166898A (fr)
EP (1) EP0474247B1 (fr)
CA (1) CA2050799C (fr)
DE (1) DE69130627T2 (fr)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5539684A (en) * 1993-12-10 1996-07-23 Motorola, Inc. Method and apparatus for calculating floating point exponent values
US5477543A (en) * 1994-08-03 1995-12-19 Chromatic Research, Inc. Structure and method for shifting and reordering a plurality of data bytes
JP3436994B2 (ja) * 1994-12-05 2003-08-18 三菱電機株式会社 シフト装置
US5745744A (en) * 1995-10-12 1998-04-28 International Business Machines Corporation High speed mask generation using selection logic
JPH09204295A (ja) * 1996-01-29 1997-08-05 Kofu Nippon Denki Kk スティッキービット検出回路
GB2323189B (en) * 1997-03-14 2001-11-21 Nokia Mobile Phones Ltd Processing multi-bit signals representing floating-point numbers
US5901076A (en) * 1997-04-16 1999-05-04 Advanced Micro Designs, Inc. Ripple carry shifter in a floating point arithmetic unit of a microprocessor
US6148315A (en) * 1998-04-30 2000-11-14 Mentor Graphics Corporation Floating point unit having a unified adder-shifter design
US6789098B1 (en) * 2000-10-23 2004-09-07 Arm Limited Method, data processing system and computer program for comparing floating point numbers
DE10232947A1 (de) * 2002-07-19 2004-01-29 Siemens Ag Behältnis, insbesondere Gehäuse für ein Telefonmobilteil sowie Verfahren zur Herstellung eines Gehäuseteils
US7469265B2 (en) * 2003-10-16 2008-12-23 International Business Machines Corporation Methods and apparatus for performing multi-value range checks
JP4838722B2 (ja) 2003-10-24 2011-12-14 ゲンシア コーポレーション ポリヌクレオチドを送達する方法、及び送達用組成物
US8062891B2 (en) 2003-10-24 2011-11-22 Gencia Corporation Nonviral vectors for delivering polynucleotides to plants
US8133733B2 (en) 2003-10-24 2012-03-13 Gencia Corporation Nonviral vectors for delivering polynucleotides to target tissues
US20090123468A1 (en) 2003-10-24 2009-05-14 Gencia Corporation Transducible polypeptides for modifying metabolism
US8507277B2 (en) 2003-10-24 2013-08-13 Gencia Corporation Nonviral vectors for delivering polynucleotides

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1229415A (fr) * 1983-12-09 1987-11-17 Masayuki Ikeda Systeme d'addition-soustraction en virgule flottante
JPH0650462B2 (ja) * 1986-02-18 1994-06-29 日本電気株式会社 シフト数制御回路
US4858165A (en) * 1987-06-19 1989-08-15 Digital Equipment Corporation Apparatus and method for acceleration of effective subtraction procedures by the approximation of the absolute value of the exponent argument difference
JP2693800B2 (ja) * 1988-12-28 1997-12-24 甲府日本電気株式会社 浮動小数点データ総和演算回路
US5027308A (en) * 1989-02-14 1991-06-25 Intel Corporation Circuit for adding/subtracting two floating point operands
US5010508A (en) * 1989-02-14 1991-04-23 Intel Corporation Prenormalization for a floating-point adder
JP2511527B2 (ja) * 1989-07-14 1996-06-26 日本電気株式会社 浮動小数点演算器
JPH0748176B2 (ja) * 1990-01-24 1995-05-24 インターナショナル・ビジネス・マシーンズ・コーポレイション 浮動小数点算術演算方法及び装置

Also Published As

Publication number Publication date
CA2050799A1 (fr) 1992-03-08
US5166898A (en) 1992-11-24
EP0474247A3 (en) 1993-04-07
DE69130627T2 (de) 1999-09-09
DE69130627D1 (de) 1999-01-28
EP0474247A2 (fr) 1992-03-11
EP0474247B1 (fr) 1998-12-16

Similar Documents

Publication Publication Date Title
CA2050799C (fr) Circuit de calcul de decalages en virgule flottante facile a utiliser et necessitant peu de materiel
US5197023A (en) Hardware arrangement for floating-point addition and subtraction
GB2342193A (en) Addition circuitry for calculating a sum and the sum plus one
US4649508A (en) Floating-point arithmetic operation system
US5550768A (en) Rounding normalizer for floating point arithmetic operations
JPH0776911B2 (ja) 浮動小数点演算装置
US4999800A (en) Floating point adder with pre-shifter
JPH0375900B2 (fr)
US4648059A (en) N-bit magnitude comparator
US5726926A (en) Shifter for shifting floating point number utilizing arithmetic operation of redundant binary number, and adder containing the same
EP0145465B1 (fr) Système d'addition/soustraction à virgule flottante
US5479365A (en) Exponentiation remainder operation circuit
JP3306497B2 (ja) 浮動小数点乗算器における丸め回路
US5251166A (en) Redundant binary type digital operation unit
JP3429927B2 (ja) 浮動小数点演算装置の正規化回路装置
EP0520378B1 (fr) Système de détection de débordement et son circuit à utiliser dans l'addition et la soustraction
US5513362A (en) Method of and apparatus for normalization of a floating point binary number
US4698771A (en) Adder circuit for encoded PCM samples
JP2509279B2 (ja) 浮動小数点数一固定小数点数変換装置
JPH06250820A (ja) 浮動小数点加算器における指数アンダフローおよびオーバフローの検出方法および装置
JP2856792B2 (ja) 浮動小数点数演算装置
JP3071607B2 (ja) 乗算回路
EP0610779B1 (fr) Méthode et dispositif pour la génération de "sticky bit" en opération virgule flottante utilisant la propagation bidirectionelle de validations de groupe
KR100621968B1 (ko) 스티키 비트값 예측 회로 및 이것을 구비한 반도체 장치
US5905428A (en) N-bit comparator using count leading 1 circuits

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed