CA2042823A1 - Substrat multicouche d'interconnexion - Google Patents

Substrat multicouche d'interconnexion

Info

Publication number
CA2042823A1
CA2042823A1 CA2042823A CA2042823A CA2042823A1 CA 2042823 A1 CA2042823 A1 CA 2042823A1 CA 2042823 A CA2042823 A CA 2042823A CA 2042823 A CA2042823 A CA 2042823A CA 2042823 A1 CA2042823 A1 CA 2042823A1
Authority
CA
Canada
Prior art keywords
insulating layer
multilayer interconnection
interconnection substrate
interconnection
via holes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2042823A
Other languages
English (en)
Other versions
CA2042823C (fr
Inventor
Shinichi Hasegawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2042823A1 publication Critical patent/CA2042823A1/fr
Application granted granted Critical
Publication of CA2042823C publication Critical patent/CA2042823C/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097—Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701—Low temperature co-fired ceramic [LTCC]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09627—Special connections between adjacent vias, not for grounding vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/0979—Redundant conductors or connections, i.e. more than one current path between two points
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24273—Structurally defined web or sheet [e.g., overall dimension, etc.] including aperture
    • Y10T428/24322—Composite web or sheet
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
    • Y10T428/24926—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including ceramic, glass, porcelain or quartz layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
CA002042823A 1990-05-18 1991-05-17 Substrat multicouche d'interconnexion Expired - Lifetime CA2042823C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2129563A JP2503725B2 (ja) 1990-05-18 1990-05-18 多層配線基板
JP129563/1990 1990-05-18

Publications (2)

Publication Number Publication Date
CA2042823A1 true CA2042823A1 (fr) 1991-11-19
CA2042823C CA2042823C (fr) 1996-07-09

Family

ID=15012584

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002042823A Expired - Lifetime CA2042823C (fr) 1990-05-18 1991-05-17 Substrat multicouche d'interconnexion

Country Status (4)

Country Link
US (1) US5320894A (fr)
EP (1) EP0457583A3 (fr)
JP (1) JP2503725B2 (fr)
CA (1) CA2042823C (fr)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06169175A (ja) * 1992-11-30 1994-06-14 Nec Corp 多層印刷配線板及びその製造方法
US5378927A (en) * 1993-05-24 1995-01-03 International Business Machines Corporation Thin-film wiring layout for a non-planar thin-film structure
US5527999A (en) * 1995-02-21 1996-06-18 Delco Electronics Corp. Multilayer conductor for printed circuits
KR20040088592A (ko) 1996-01-11 2004-10-16 이비덴 가부시키가이샤 프린트 배선판 및 그의 제조방법
US5879787A (en) * 1996-11-08 1999-03-09 W. L. Gore & Associates, Inc. Method and apparatus for improving wireability in chip modules
JP3618044B2 (ja) * 1997-12-26 2005-02-09 富士通株式会社 多層薄膜配線基板
JP2002111233A (ja) * 2000-10-03 2002-04-12 Victor Co Of Japan Ltd プリント配線板及びその製造方法
JP4344101B2 (ja) * 2001-02-14 2009-10-14 Ｏｋｉセミコンダクタ株式会社 配線構造部
US7319197B2 (en) 2002-05-23 2008-01-15 International Business Machines Corporation Structure of stacked vias in multiple layer electrode device carriers
US7618606B2 (en) * 2003-02-06 2009-11-17 The Ohio State University Separation of carbon dioxide (CO2) from gas mixtures
CN104399580B (zh) * 2014-10-29 2016-08-10 武汉理工大学 一种适于细粒强磁性物料分选的实验室磁选机
JP6730960B2 (ja) * 2017-05-24 2020-07-29 日本特殊陶業株式会社 配線基板
US20220078909A1 (en) * 2018-12-25 2022-03-10 Kyocera Corporation Electronic component mounting substrate and electronic device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6159855A (ja) * 1984-08-31 1986-03-27 Fujitsu Ltd 集積回路装置
JPS6185896A (ja) * 1984-10-04 1986-05-01 株式会社日立製作所 多層配線板
JPS62265796A (ja) * 1986-05-14 1987-11-18 株式会社住友金属セラミックス セラミツク多層配線基板およびその製造法
CA1329952C (fr) * 1987-04-27 1994-05-31 Yoshihiko Imanaka Substrat pour circuit supraconducteur multicouche et procede de fabrication connexe
JPH02148862A (ja) * 1988-11-30 1990-06-07 Hitachi Ltd 回路素子パッケージ、キャリヤ基板および製造方法
EP0382203B1 (fr) * 1989-02-10 1995-04-26 Fujitsu Limited Empaquetage céramique du type dispositif semi-conducteur et procédé pour son assemblage
FR2650472A1 (fr) * 1989-07-27 1991-02-01 Bull Sa Procede de depot d'une couche isolante sur une couche conductrice du reseau multicouche d'une carte de connexion de circuit integre de haute densite, et carte en resultant

Also Published As

Publication number Publication date
JP2503725B2 (ja) 1996-06-05
CA2042823C (fr) 1996-07-09
US5320894A (en) 1994-06-14
EP0457583A3 (en) 1992-03-04
JPH0423495A (ja) 1992-01-27
EP0457583A2 (fr) 1991-11-21

Similar Documents

Publication Publication Date Title
CA2042823A1 (fr) Substrat multicouche d'interconnexion
EP0526133A3 (fr) Plaquette de circuits multicouche en polyimide et son procédé de fabrication.
CA2006776A1 (fr) Methode de fabrication de cartes de circuits imprimes multicouches
EP0378809A3 (fr) Dispositif semi-conducteur comprenant une structure d'interconnexion à multicouche
CA2053448A1 (fr) Carte imprimee multicouche et procede de fabrication
DE3778261D1 (de) Substrat mit mehrschichtiger verdrahtung.
CA2056740A1 (fr) Condensateurs de traversee incorpores a des structures/substrats tridimensionnels multicouches
SG52947A1 (en) Copper interconnect with top barrier layer
CA2006708A1 (fr) Pellicule detachable stratifiee
CA2021285A1 (fr) Subjectile de cablage ceramique multicouche
CA2056737A1 (fr) Resistance de traversee incorporee a des structures/substrats tridimensionnels multicouche
EP1398848A3 (fr) Antenne à ouverture stratifiée et panneau à circuit multicouche comprenant la dite antenne
GB2329281A (en) Memory cell design with vertically stacked crossovers
CA2220876A1 (fr) Cable plat flexible plurifonctionnel se posant sur une surface
MY123224A (en) Multilayer build-up wiring board.
MY118419A (en) Robust interconnect structure
DE3578273D1 (de) Verdrahtungslagen in halbleiterbauelementen.
MX9305886A (es) Vias dielectricas dentro de estructuras/substratostridimensionales de capas multiples.
EP0400566A3 (fr) Rubans adhésifs et appareils semi-conducteurs
MY133613A (en) Multi-layer circuit having a via matrix interlayer connection
DE69219952D1 (de) Verdrahtungslage aus einer aluminiumlegierung, ihre herstellung, und aluminiumlegierungssputtertarget
WO2002039483A3 (fr) Programmabilite a metal unique dans un dispositif de circuit integre personnalisable
DE69115082T2 (de) Halbleitervorrichtung mit vielschichtiger Verdrahtungsstruktur und Verfahren zu ihrer Herstellung.
DE68915901D1 (de) Mehrschichtiges Substrat mit Leiterbahnen.
CA2334519A1 (fr) Objet d'hygiene contenant un element absorbant multicouche

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry