CA1109969A - Circuit de validation d'adresses de memoire a acces selectif (ram) - Google Patents

Circuit de validation d'adresses de memoire a acces selectif (ram)

Info

Publication number
CA1109969A
CA1109969A CA324,670A CA324670A CA1109969A CA 1109969 A CA1109969 A CA 1109969A CA 324670 A CA324670 A CA 324670A CA 1109969 A CA1109969 A CA 1109969A
Authority
CA
Canada
Prior art keywords
input
coupled
pulse
output
logic gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA324,670A
Other languages
English (en)
Inventor
Fuad H. Musa
Pern Shaw
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to CA324,670A priority Critical patent/CA1109969A/fr
Application granted granted Critical
Publication of CA1109969A publication Critical patent/CA1109969A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
CA324,670A 1979-03-30 1979-03-30 Circuit de validation d'adresses de memoire a acces selectif (ram) Expired CA1109969A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA324,670A CA1109969A (fr) 1979-03-30 1979-03-30 Circuit de validation d'adresses de memoire a acces selectif (ram)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA324,670A CA1109969A (fr) 1979-03-30 1979-03-30 Circuit de validation d'adresses de memoire a acces selectif (ram)

Publications (1)

Publication Number Publication Date
CA1109969A true CA1109969A (fr) 1981-09-29

Family

ID=4113901

Family Applications (1)

Application Number Title Priority Date Filing Date
CA324,670A Expired CA1109969A (fr) 1979-03-30 1979-03-30 Circuit de validation d'adresses de memoire a acces selectif (ram)

Country Status (1)

Country Link
CA (1) CA1109969A (fr)

Similar Documents

Publication Publication Date Title
US4145761A (en) Ram retention during power up and power down
US4314353A (en) On chip ram interconnect to MPU bus
KR100660448B1 (ko) 프로그램 가능한 대기 상태를 갖는 마이크로프로세싱 장치
AU653798B2 (en) Refresh control arrangement for dynamic random access memory system
EP0554489A1 (fr) Mémoire statique multiporte à accès aléatoire avec schème d'écriture à travers
CN102148052B (zh) 存储器电路及其控制电路装置
US4291370A (en) Core memory interface for coupling a processor to a memory having a differing word length
EP0370529B1 (fr) Micro-calculateur avec eeprom
JPS63271679A (ja) デ−タ書込み方式
US4509142A (en) Semiconductor memory device with pipeline access
JPH0670778B2 (ja) メモリ・システム
US4328558A (en) RAM Address enable circuit for a microprocessor having an on-chip RAM
US20030179612A1 (en) Asynchronous interface circuit and method for a pseudo-static memory device
US5003286A (en) Binary magnitude comparator with asynchronous compare operation and method therefor
CA1109969A (fr) Circuit de validation d'adresses de memoire a acces selectif (ram)
US6324122B1 (en) RAM synchronized with a signal
CA1118111A (fr) Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce
JP3999356B2 (ja) 同期式ランダムアクセスメモリの制御方法とその装置、及びそれを有する同期式ランダムアクセスメモリ装置
US5347472A (en) Precharge circuitry and bus for low power applications
Drótos et al. Interrupt driven parallel processing
JPH0556598B2 (fr)
JP2567839B2 (ja) 半導体記憶装置
JP3441944B2 (ja) シーケンシャルアクセス型半導体メモリ装置
SU1425692A2 (ru) Двухканальное устройство дл сопр жени двух электронно-вычислительных машин
JPS6321276B2 (fr)

Legal Events

Date Code Title Description
MKEX Expiry