CA1118111A - Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce - Google Patents

Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce

Info

Publication number
CA1118111A
CA1118111A CA000324671A CA324671A CA1118111A CA 1118111 A CA1118111 A CA 1118111A CA 000324671 A CA000324671 A CA 000324671A CA 324671 A CA324671 A CA 324671A CA 1118111 A CA1118111 A CA 1118111A
Authority
CA
Canada
Prior art keywords
ram
output
microprocessor
buffer
data bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000324671A
Other languages
English (en)
Inventor
Thomas G. Gunter
Fuad H. Musa
Michael F. Wiles
Wm. Bryant Wilder, Jr.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Priority to CA000324671A priority Critical patent/CA1118111A/fr
Application granted granted Critical
Publication of CA1118111A publication Critical patent/CA1118111A/fr
Expired legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
CA000324671A 1979-03-30 1979-03-30 Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce Expired CA1118111A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000324671A CA1118111A (fr) 1979-03-30 1979-03-30 Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000324671A CA1118111A (fr) 1979-03-30 1979-03-30 Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce

Publications (1)

Publication Number Publication Date
CA1118111A true CA1118111A (fr) 1982-02-09

Family

ID=4113902

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000324671A Expired CA1118111A (fr) 1979-03-30 1979-03-30 Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce

Country Status (1)

Country Link
CA (1) CA1118111A (fr)

Similar Documents

Publication Publication Date Title
US4145761A (en) Ram retention during power up and power down
US4314353A (en) On chip ram interconnect to MPU bus
AU653798B2 (en) Refresh control arrangement for dynamic random access memory system
US6356987B1 (en) Microprocessing device having programmable wait states
US4276609A (en) CCD memory retrieval system
EP0554489A1 (fr) Mémoire statique multiporte à accès aléatoire avec schème d'écriture à travers
US4291370A (en) Core memory interface for coupling a processor to a memory having a differing word length
EP0326885A2 (fr) Accès séquentiel de lecture de mémoires sérielles avec une adresse de départ définie par l'utilisateur
EP0375121A2 (fr) Méthode et appareil de commande efficace d'une mémoire DRAM
US5734914A (en) Computer system capable of shifting voltage level of data signal between processor and system memory
JPH0670778B2 (ja) メモリ・システム
US4509142A (en) Semiconductor memory device with pipeline access
US4328558A (en) RAM Address enable circuit for a microprocessor having an on-chip RAM
US4884234A (en) Dynamic RAM refresh circuit with DMA access
JPH0283891A (ja) 半導体メモリ
US5003286A (en) Binary magnitude comparator with asynchronous compare operation and method therefor
CA1118111A (fr) Interconnexion entre une memoire a acces selectif et un bus de microprocesseur montes sur une meme puce
US6272067B1 (en) SRAM synchronized with an optimized clock signal based on a delay and an external clock
US5737566A (en) Data processing system having a memory with both a high speed operating mode and a low power operating mode and method therefor
US6938118B1 (en) Controlling access to a primary memory
CA1109969A (fr) Circuit de validation d'adresses de memoire a acces selectif (ram)
US5408436A (en) Circuit structure having distributed registers with self-timed reading and writing operations
US5325515A (en) Single-component memory controller utilizing asynchronous state machines
JPH09311812A (ja) マイクロコンピュータ
JPH0556598B2 (fr)

Legal Events

Date Code Title Description
MKEX Expiry