CA1097820A - Traduction non-disponible - Google Patents

Traduction non-disponible

Info

Publication number
CA1097820A
CA1097820A CA279,892A CA279892A CA1097820A CA 1097820 A CA1097820 A CA 1097820A CA 279892 A CA279892 A CA 279892A CA 1097820 A CA1097820 A CA 1097820A
Authority
CA
Canada
Prior art keywords
address
principal
scanout
chip
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA279,892A
Other languages
English (en)
Inventor
Richard L. Bishop
David L. Anderson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu IT Holdings Inc
Original Assignee
Amdahl Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Amdahl Corp filed Critical Amdahl Corp
Application granted granted Critical
Publication of CA1097820A publication Critical patent/CA1097820A/fr
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0766Error or fault reporting or storing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Quality & Reliability (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Bus Control (AREA)
  • Storage Device Security (AREA)
  • Logic Circuits (AREA)
CA279,892A 1976-06-07 1977-06-06 Traduction non-disponible Expired CA1097820A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US69355176A 1976-06-07 1976-06-07
US693,551 1976-06-07

Publications (1)

Publication Number Publication Date
CA1097820A true CA1097820A (fr) 1981-03-17

Family

ID=24785129

Family Applications (1)

Application Number Title Priority Date Filing Date
CA279,892A Expired CA1097820A (fr) 1976-06-07 1977-06-06 Traduction non-disponible

Country Status (8)

Country Link
JP (1) JPS5325329A (fr)
AU (1) AU512387B2 (fr)
BE (1) BE855476A (fr)
CA (1) CA1097820A (fr)
CH (1) CH631018A5 (fr)
DE (1) DE2725504A1 (fr)
GB (2) GB1584004A (fr)
IL (1) IL52263A (fr)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5517152A (en) * 1978-07-25 1980-02-06 Fujitsu Ltd Photo mask
JPS56111929A (en) * 1980-02-09 1981-09-04 Nec Corp Large-scale integrated circuit
JPS5831336A (ja) * 1981-08-19 1983-02-24 Konishiroku Photo Ind Co Ltd ホトマスク素材
JPS6086407A (ja) * 1983-10-18 1985-05-16 Agency Of Ind Science & Technol 三次元動態解析装置
JPS6128229U (ja) * 1984-07-25 1986-02-20 ソニー株式会社 スイツチ切換え装置
JPS62132108A (ja) * 1985-12-03 1987-06-15 Kanegafuchi Chem Ind Co Ltd 立体物の形状測定方法及び測定装置

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1434186A (en) * 1972-04-26 1976-05-05 Gen Electric Co Ltd Multiprocessor computer systems
US3808475A (en) * 1972-07-10 1974-04-30 Amdahl Corp Lsi chip construction and method
US3792362A (en) * 1972-10-30 1974-02-12 Amdahl Corp Clock apparatus and data processing system
US3840861A (en) * 1972-10-30 1974-10-08 Amdahl Corp Data processing system having an instruction pipeline for concurrently processing a plurality of instructions
US3806887A (en) * 1973-01-02 1974-04-23 Fte Automatic Electric Labor I Access circuit for central processors of digital communication system
JPS538469B2 (fr) * 1973-04-30 1978-03-29
JPS5646612B2 (fr) * 1973-11-02 1981-11-04
JPS518840A (fr) * 1974-07-09 1976-01-24 Fujitsu Ltd

Also Published As

Publication number Publication date
JPS5325329A (en) 1978-03-09
AU2591377A (en) 1978-12-14
DE2725504C2 (fr) 1988-07-14
GB1584003A (en) 1981-02-04
JPS5732809B2 (fr) 1982-07-13
BE855476A (fr) 1977-10-03
IL52263A0 (en) 1977-08-31
GB1584004A (en) 1981-02-04
AU512387B2 (en) 1980-10-09
CH631018A5 (en) 1982-07-15
DE2725504A1 (de) 1977-12-22
IL52263A (en) 1980-11-30

Similar Documents

Publication Publication Date Title
EP0528585B1 (fr) Système de traitement de données avec antémémoire d'instructions interne
US4438492A (en) Interruptable microprogram controller for microcomputer systems
US5408626A (en) One clock address pipelining in segmentation unit
US3577189A (en) Apparatus and method in a digital computer for allowing improved program branching with branch anticipation reduction of the number of branches, and reduction of branch delays
US3800293A (en) Microprogram control subsystem
CA1227578A (fr) Memoire d'entree microprogrammable pour ameliorer la performance en pipeline d'une unite centrale
US3753236A (en) Microprogrammable peripheral controller
US4276595A (en) Microinstruction storage units employing partial address generators
EP0024288A2 (fr) Système de traitement d'information comportant au moins deux processeurs avec une mémoire commune
US4167779A (en) Diagnostic apparatus in a data processing system
CA1180455A (fr) Microprocesseur pipeline avec architecture de bus double
WO1999028817A2 (fr) Decodeur d'instructions
US4348721A (en) System for selectively addressing nested link return addresses in a microcontroller
CA1097820A (fr) Traduction non-disponible
EP0126125A1 (fr) Memoires mutiples pour la commande d'un micro-controleur en pipeline.
US4270184A (en) Microprocessor-based programmable logic controller
CN1010259B (zh) 分布控制存贮器字的体系结构
US4236205A (en) Access-time reduction control circuit and process for digital storage devices
EP0126124A1 (fr) Memoires multiples pour la commande d'un micro-controleur a pipeline pour manipuler des sous-programmes emboites.
US4160289A (en) Microprogram-control unit for data processor
CA1126406A (fr) Circuit de controle sequentiel pour ordinateur
US4309753A (en) Apparatus and method for next address generation in a data processing system
US4604684A (en) Digital computer having unique instruction decoding logic
US4339796A (en) System for generating a plurality of different addresses for a working memory of a microcontroller during execution of certain instructions
US4236210A (en) Architecture for a control store included in a data processing system

Legal Events

Date Code Title Description
MKEX Expiry