BR8803068A - Adaptador para uso em subsistema - Google Patents

Adaptador para uso em subsistema

Info

Publication number
BR8803068A
BR8803068A BR8803068A BR8803068A BR8803068A BR 8803068 A BR8803068 A BR 8803068A BR 8803068 A BR8803068 A BR 8803068A BR 8803068 A BR8803068 A BR 8803068A BR 8803068 A BR8803068 A BR 8803068A
Authority
BR
Brazil
Prior art keywords
subsystem
subsystems
adapter
communications mechanism
transfers
Prior art date
Application number
BR8803068A
Other languages
English (en)
Inventor
Barry Maskas
Jesse Lipcom
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of BR8803068A publication Critical patent/BR8803068A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Communication Control (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Liquid Developers In Electrophotography (AREA)
  • Cyclones (AREA)
  • Liquid Crystal Substances (AREA)
BR8803068A 1987-06-29 1988-06-20 Adaptador para uso em subsistema BR8803068A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US6783587A 1987-06-29 1987-06-29

Publications (1)

Publication Number Publication Date
BR8803068A true BR8803068A (pt) 1989-01-10

Family

ID=22078731

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8803068A BR8803068A (pt) 1987-06-29 1988-06-20 Adaptador para uso em subsistema

Country Status (10)

Country Link
EP (1) EP0297931B1 (pt)
JP (1) JPS6488670A (pt)
KR (1) KR920004060B1 (pt)
CN (1) CN1016653B (pt)
AT (1) ATE131641T1 (pt)
AU (1) AU603433B2 (pt)
BR (1) BR8803068A (pt)
CA (1) CA1303229C (pt)
DE (1) DE3854770T2 (pt)
MX (1) MX169110B (pt)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5060139A (en) * 1989-04-07 1991-10-22 Tektronix, Inc. Futurebus interrupt subsystem apparatus
EP0391537B1 (en) * 1989-04-07 1995-06-21 Tektronix Inc. Lock converting bus-to-bus interface system
US5117486A (en) * 1989-04-21 1992-05-26 International Business Machines Corp. Buffer for packetizing block of data with different sizes and rates received from first processor before transferring to second processor
US5218681A (en) * 1990-08-31 1993-06-08 Advanced Micro Devices, Inc. Apparatus for controlling access to a data bus
EP0505651A1 (en) * 1991-03-29 1992-09-30 International Business Machines Corporation Mechanism for controlling the resources of a distributed information processing system
US5176121A (en) * 1992-04-06 1993-01-05 Siemens Automotive Limited Bumpers for protecting an O-ring seal of a fuel injector during the injector's insertion into a socket
EP0887738B1 (en) * 1997-06-27 2008-08-13 Bull S.A. Interface bridge between a system bus and local buses with translation of local addresses for system space access programmable by address space
CN1060516C (zh) * 1997-10-29 2001-01-10 肖庆达 鸡脚苦瓜酒及其制配方法
US9858201B2 (en) 2015-02-20 2018-01-02 Qualcomm Incorporated Selective translation lookaside buffer search and page fault
US9658793B2 (en) * 2015-02-20 2017-05-23 Qualcomm Incorporated Adaptive mode translation lookaside buffer search and access fault
CN112793481B (zh) * 2021-01-11 2021-10-15 宁波均联智行科技股份有限公司 一种座舱主动安全方法及系统
CN114036096B (zh) * 2021-11-04 2024-05-03 珠海一微半导体股份有限公司 一种基于总线接口的读控制器

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1145434A (en) * 1978-10-31 1983-04-26 John J. Bradley Intersystem translation logic system
JPS5819967A (ja) * 1981-07-28 1983-02-05 Nec Corp バス結合装置
US4494193A (en) * 1982-09-30 1985-01-15 At&T Bell Laboratories Deadlock detection and resolution scheme
FR2538140B1 (fr) * 1982-12-21 1988-06-24 Thomson Csf Mat Tel Dispositif de couplage de bus pour systeme de traitement de donnees a bus multiples
US4648030A (en) * 1983-09-22 1987-03-03 Digital Equipment Corporation Cache invalidation mechanism for multiprocessor systems
US4604683A (en) * 1984-12-10 1986-08-05 Advanced Computer Communications Communication controller using multiported random access memory
IT1184015B (it) * 1985-12-13 1987-10-22 Elsag Sistema multiprocessore a piu livelli gerarchici

Also Published As

Publication number Publication date
CN1031287A (zh) 1989-02-22
AU603433B2 (en) 1990-11-15
KR920004060B1 (ko) 1992-05-23
EP0297931A3 (en) 1989-07-26
AU1448188A (en) 1989-01-05
DE3854770T2 (de) 1997-02-06
ATE131641T1 (de) 1995-12-15
JPS6488670A (en) 1989-04-03
CA1303229C (en) 1992-06-09
DE3854770D1 (de) 1996-01-25
EP0297931B1 (en) 1995-12-13
KR890000980A (ko) 1989-03-17
EP0297931A2 (en) 1989-01-04
CN1016653B (zh) 1992-05-13
MX169110B (es) 1993-06-22

Similar Documents

Publication Publication Date Title
DE3682830D1 (de) Emulator fuer rechnersystem-ein/ausgabeadapter.
DE3788355D1 (de) Eingangs/ausgangsnetz für ein rechnersystem.
DE3852904T2 (de) Eingangs-/Ausgangssystem für Multiprozessoren.
BR8803068A (pt) Adaptador para uso em subsistema
DE3750394D1 (de) Übertragungssteuerungssystem für Unterraten-Multimediadaten.
DE3584690D1 (de) Ein-/ausgabebus fuer rechner.
DE3787827D1 (de) Befehlseingabesystem für einen elektronischen Rechner.
DE69021594D1 (de) Hochgeschwindigkeitsdatenübertragung auf einem Rechnersystembus.
EP0049159A3 (en) Bus interface in communication controller
SE7900021L (sv) Integrerad kommunikationsadapter
DE68927753D1 (de) Daten-Eingangs/-Ausgangssteuerungssystem in einem Betriebssystem
DK0608272T3 (da) Automatisk styring til et kraftværksanlæg
DE68917679T2 (de) Datenübertragungsnetzwerk für Multiprozessorsysteme.
JPS52116030A (en) Input output bus transceiver for data processing system
DE68914289T2 (de) Busschnittstellensteuerung für rechnergrafiken.
DE3751229D1 (de) Parallelrechnersystem, geeignet für asynchrone Datenübertragung.
GB2066990B (en) Computer input/output system for chinese data processing
GB1532600A (en) Devices for use in information processing systems
DE69128615T2 (de) Sendesteuerungssystem für eingangs/ausgangsbefehle in einem datenverarbeitungssystem
FR2598836B1 (fr) Dispositif intercalaire de connexion independante a un ensemble informatique d'unites de memoire auxiliaire
JPS575139A (en) Data transfer system between standard buses
JPS5429642A (en) Controlling system by multimicrocomputer system of copying machines
JPS6478320A (en) Data processing system
JPS575141A (en) Bus control system
JPS57199040A (en) Synchronizing device for data transfer

Legal Events

Date Code Title Description
FD3 Appl. lapsed due to non-payment of renewal fee