BR112023003645A2 - Compensação de queda de tensão de modo comum de saída de amplificador de detecção devido a derivações de equalizador de feedback de decisão (dfe) - Google Patents
Compensação de queda de tensão de modo comum de saída de amplificador de detecção devido a derivações de equalizador de feedback de decisão (dfe)Info
- Publication number
- BR112023003645A2 BR112023003645A2 BR112023003645A BR112023003645A BR112023003645A2 BR 112023003645 A2 BR112023003645 A2 BR 112023003645A2 BR 112023003645 A BR112023003645 A BR 112023003645A BR 112023003645 A BR112023003645 A BR 112023003645A BR 112023003645 A2 BR112023003645 A2 BR 112023003645A2
- Authority
- BR
- Brazil
- Prior art keywords
- mode voltage
- taps
- dfe
- differential
- output
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0292—Arrangements specific to the receiver end
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
- H03F3/45269—Complementary non-cross coupled types
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
- H03F3/45183—Long tailed pairs
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
- H04L25/0276—Arrangements for coupling common mode signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
- H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
- H04L25/03114—Arrangements for removing intersymbol interference operating in the time domain non-adaptive, i.e. not adjustable, manually adjustable, or adjustable only during the reception of special signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
- H04L25/03885—Line equalisers; line build-out devices adaptive
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Amplifiers (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Dc Digital Transmission (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/017,239 US11349445B2 (en) | 2020-09-10 | 2020-09-10 | Compensation of common mode voltage drop of sensing amplifier output due to decision feedback equalizer (DFE) taps |
PCT/US2021/047115 WO2022055697A2 (en) | 2020-09-10 | 2021-08-23 | Compensation of common mode voltage drop of sensing amplifier output due to decision feedback equalizer (dfe) taps |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112023003645A2 true BR112023003645A2 (pt) | 2023-03-28 |
Family
ID=77802245
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112023003645A BR112023003645A2 (pt) | 2020-09-10 | 2021-08-23 | Compensação de queda de tensão de modo comum de saída de amplificador de detecção devido a derivações de equalizador de feedback de decisão (dfe) |
Country Status (7)
Country | Link |
---|---|
US (1) | US11349445B2 (zh) |
EP (1) | EP4211874A2 (zh) |
KR (1) | KR102584020B1 (zh) |
CN (1) | CN116034567B (zh) |
BR (1) | BR112023003645A2 (zh) |
TW (1) | TW202218351A (zh) |
WO (1) | WO2022055697A2 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11456731B1 (en) * | 2021-07-11 | 2022-09-27 | Shenzhen GOODIX Technology Co., Ltd. | Deglitch circuit |
US11962440B2 (en) | 2021-12-14 | 2024-04-16 | Qualcomm Incorporated | Decision feedback equalizer for low-voltage high-speed serial links |
CN117316215A (zh) * | 2022-06-23 | 2023-12-29 | 长鑫存储技术有限公司 | 数据接收电路、数据接收系统以及存储装置 |
US12021669B2 (en) * | 2022-11-11 | 2024-06-25 | Qualcomm Incorporated | Clocked comparator with series decision feedback equalization |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7961817B2 (en) * | 2006-09-08 | 2011-06-14 | Lsi Corporation | AC coupling circuit integrated with receiver with hybrid stable common-mode voltage generation and baseline wander compensation |
US8391350B2 (en) * | 2010-09-03 | 2013-03-05 | Altera Corporation | Adaptation circuitry and methods for decision feedback equalizers |
US8633764B2 (en) * | 2011-06-10 | 2014-01-21 | International Business Machines Corporation | Restoring output common-mode of amplifier via capacitive coupling |
US8831084B1 (en) | 2012-09-10 | 2014-09-09 | Altera Corporation | Apparatus and method for common mode tracking in DFE adaptation |
US9564863B1 (en) | 2014-11-07 | 2017-02-07 | Altera Corporation | Circuits and methods for variable gain amplifiers |
US9240912B1 (en) | 2014-11-26 | 2016-01-19 | Altera Corporation | Transceiver circuitry with summation node common mode droop reduction |
US9496879B1 (en) * | 2015-09-01 | 2016-11-15 | Qualcomm Incorporated | Multiphase clock data recovery for a 3-phase interface |
US10672438B2 (en) * | 2018-09-29 | 2020-06-02 | Intel Corporation | Dynamic reconfigurable dual power I/O receiver |
US11233482B2 (en) * | 2019-07-31 | 2022-01-25 | Skyworks Solutions, Inc. | Receiver front end for digital isolators |
-
2020
- 2020-09-10 US US17/017,239 patent/US11349445B2/en active Active
-
2021
- 2021-08-23 CN CN202180053825.8A patent/CN116034567B/zh active Active
- 2021-08-23 KR KR1020237007777A patent/KR102584020B1/ko active IP Right Grant
- 2021-08-23 EP EP21772889.8A patent/EP4211874A2/en active Pending
- 2021-08-23 TW TW110131125A patent/TW202218351A/zh unknown
- 2021-08-23 WO PCT/US2021/047115 patent/WO2022055697A2/en unknown
- 2021-08-23 BR BR112023003645A patent/BR112023003645A2/pt unknown
Also Published As
Publication number | Publication date |
---|---|
CN116034567A (zh) | 2023-04-28 |
CN116034567B (zh) | 2024-04-19 |
KR20230037693A (ko) | 2023-03-16 |
WO2022055697A2 (en) | 2022-03-17 |
EP4211874A2 (en) | 2023-07-19 |
US20220077830A1 (en) | 2022-03-10 |
KR102584020B1 (ko) | 2023-09-27 |
TW202218351A (zh) | 2022-05-01 |
US11349445B2 (en) | 2022-05-31 |
WO2022055697A3 (en) | 2022-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112023003645A2 (pt) | Compensação de queda de tensão de modo comum de saída de amplificador de detecção devido a derivações de equalizador de feedback de decisão (dfe) | |
US8841972B2 (en) | Electronic device, fiber-optic communication system comprising the electronic device and method of operating the electronic device | |
US9190969B2 (en) | Regulator with low dropout voltage and improved stability | |
US7702004B2 (en) | Simultaneous bidirectional differential signalling interface | |
US20120280720A1 (en) | Intra-pair skew cancellation technique for differential signaling | |
US5032797A (en) | Differential input stage having improved common mode rejection | |
US20180035498A1 (en) | Led driver for high-speed optical communications based on linear modulations | |
US7893746B1 (en) | High speed intra-pair de-skew circuit | |
US20120250795A1 (en) | System and method for effectively implementing a front end core | |
US20070279132A1 (en) | Apparatus for biasing a complementary metal-oxide semiconductor differential amplifier | |
US7576609B1 (en) | Preamplifier for receiver and method thereof | |
US20200235823A1 (en) | Optical receiver with a cascode front end | |
US20210288618A1 (en) | Semiconductor integrated circuit and receiver device | |
US10432319B2 (en) | Receivers with automatic gain control | |
CN104283518A (zh) | 工艺、电压和温度耐受差分电路 | |
US9847762B1 (en) | Low voltage high speed CMOS line driver without tail current source | |
US2513354A (en) | Drift compensated direct-current amplifier | |
US10720890B1 (en) | High-speed high-accuracy amplifier and method thereof | |
TW201644188A (zh) | 具單端輸入之平衡差動轉阻抗放大器及平衡方法 | |
JP2012104948A (ja) | 増幅回路 | |
US9870331B2 (en) | Interface circuit | |
US10944364B2 (en) | Configurable amplifier module | |
US9749004B2 (en) | Transceiver and operation method thereof | |
US12021543B2 (en) | Baseline wander compensator and method | |
JP2012169820A (ja) | プリアンプ回路、及びマイクロフォン |