BR112018067555A2 - método para exibir uma animação durante a fase de iniciação de um dispositivo eletrônico e dispositivo eletrônico associado - Google Patents

método para exibir uma animação durante a fase de iniciação de um dispositivo eletrônico e dispositivo eletrônico associado

Info

Publication number
BR112018067555A2
BR112018067555A2 BR112018067555A BR112018067555A BR112018067555A2 BR 112018067555 A2 BR112018067555 A2 BR 112018067555A2 BR 112018067555 A BR112018067555 A BR 112018067555A BR 112018067555 A BR112018067555 A BR 112018067555A BR 112018067555 A2 BR112018067555 A2 BR 112018067555A2
Authority
BR
Brazil
Prior art keywords
electronic device
random access
display
access memory
displaying
Prior art date
Application number
BR112018067555A
Other languages
English (en)
Inventor
Bellanger Julien
Original Assignee
Sagemcom Broadband Sas
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sagemcom Broadband Sas filed Critical Sagemcom Broadband Sas
Publication of BR112018067555A2 publication Critical patent/BR112018067555A2/pt

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/443—OS processes, e.g. booting an STB, implementing a Java virtual machine in an STB or power management in an STB
    • H04N21/4432—Powering on the client, e.g. bootstrap loading using setup parameters being stored locally or received from the server
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/32—Monitoring with visual or acoustical indication of the functioning of the machine
    • G06F11/321—Display for diagnostics, e.g. diagnostic result display, self-test user interface
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/32—Monitoring with visual or acoustical indication of the functioning of the machine
    • G06F11/324—Display of status information
    • G06F11/328—Computer systems status display
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4406—Loading of operating system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/445—Program loading or initiating
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T13/00—Animation
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/393—Arrangements for updating the contents of the bit-mapped memory
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41—Structure of client; Structure of client peripherals
    • H04N21/426—Internal components of the client ; Characteristics thereof
    • H04N21/42692—Internal components of the client ; Characteristics thereof for reading from or writing on a volatile storage medium, e.g. Random Access Memory [RAM]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/026—Arrangements or methods related to booting a display
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9015—Buffering arrangements for supporting a linked list

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Quality & Reliability (AREA)
  • Human Computer Interaction (AREA)
  • Computer Security & Cryptography (AREA)
  • Computing Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Processing Or Creating Images (AREA)

Abstract

a presente invenção refere-se a um método para exibição de uma animação por meio de um chip de exibição (pa) de um dispositivo eletrônico (de), o dispositivo eletrônico (de) compreendendo uma memória não volátil (mn) e uma memória de acesso randômico (mv), o chip de exibição (pa) compreendendo um registro de saída de vídeo (rv) e um registro de exibição (ra). o método compreende uma primeira fase de programação estática incluindo uma etapa (e1) para configuração do registro de saída de vídeo (rv); uma etapa (e2) para escrever n imagens n a memória de acesos randômico (mv), n sendo um inteiro superior a ou igual a dois; uma etapa (e3) para escrever na memória de acesso randômico (mv) de uma pluralidade de nós (ni), de modo que cada nó compreenda o endereço na memória de acesso randômico (mv) de pelo menos uma parte de uma imagem, além do endereço do nó a seguir na memória de acesso randômico (mv), o último nó compreendendo o endereço na memória de acesso randômico (mv) do primeiro nó; e uma etapa (e4) para configurar o registro de exibição (ra). o método também compreende uma segunda fase na qual n imagens são lidas pelo chip de exibição (pa) por meio do registro de exibição (ra), a fim de exibir a animação. um dispositivo para realização do dito método também é descrito.
BR112018067555A 2016-02-29 2017-02-27 método para exibir uma animação durante a fase de iniciação de um dispositivo eletrônico e dispositivo eletrônico associado BR112018067555A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1651662A FR3048293B1 (fr) 2016-02-29 2016-02-29 Procede de programmation d'une animation lors de la phase de demarrage d'un dispositif electronique et dispositif electronique associe
PCT/EP2017/054491 WO2017148856A1 (fr) 2016-02-29 2017-02-27 Procede de d'affichage d'une animation lors de la phase de demarrage d'un dispositif electronique et dispositif electronique associe

Publications (1)

Publication Number Publication Date
BR112018067555A2 true BR112018067555A2 (pt) 2019-01-08

Family

ID=56555457

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112018067555A BR112018067555A2 (pt) 2016-02-29 2017-02-27 método para exibir uma animação durante a fase de iniciação de um dispositivo eletrônico e dispositivo eletrônico associado

Country Status (6)

Country Link
US (1) US11523180B2 (pt)
EP (1) EP3423978A1 (pt)
CN (1) CN108780483B (pt)
BR (1) BR112018067555A2 (pt)
FR (1) FR3048293B1 (pt)
WO (1) WO2017148856A1 (pt)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11114069B2 (en) * 2017-12-08 2021-09-07 Hewlett-Packard Development Company, L.P. Private virtualized displays
CN109445860B (zh) * 2018-10-17 2022-03-25 京东方科技集团股份有限公司 引导电子设备系统开机的方法，电子设备，可读存储介质

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4404554A (en) * 1980-10-06 1983-09-13 Standard Microsystems Corp. Video address generator and timer for creating a flexible CRT display
WO1991011799A1 (fr) * 1990-02-05 1991-08-08 Ricoh Co., Ltd. Unite d'affichage d'images d'animation et memoire externe utilisee avec une telle unite
US6560702B1 (en) * 1997-12-10 2003-05-06 Phoenix Technologies Ltd. Method and apparatus for execution of an application during computer pre-boot operation
US6178503B1 (en) * 1998-09-11 2001-01-23 Powerquest Corporation Managing multiple operating systems on a single computer
US6556193B1 (en) * 1999-04-02 2003-04-29 Teralogic, Inc. De-interlacing video images using patch-based processing
US6791572B1 (en) * 1999-06-18 2004-09-14 Phoenix Technologies Ltd. Generating media output during BIOS boot-up
US20020135585A1 (en) * 2000-02-01 2002-09-26 Dye Thomas A. Video controller system with screen caching
US7176870B2 (en) * 2001-12-27 2007-02-13 Renesas Technology Corp. Display drive control circuit
TWI286703B (en) * 2005-07-22 2007-09-11 Mitac Technology Corp Method using foreground image data to display and background program to load and execute computer program
US20070110408A1 (en) * 2005-11-14 2007-05-17 Chi-Lun Chang Device for displaying boot animation of optical disc player and method thereof
US8106917B2 (en) * 2006-06-29 2012-01-31 Broadcom Corporation Method and system for mosaic mode display of video
CN1917571A (zh) * 2006-09-15 2007-02-21 中辉世纪传媒发展有限公司 一种数字广播电视系统、机顶盒及开机画面显示方法
US7987348B2 (en) * 2007-03-30 2011-07-26 Intel Corporation Instant on video
US20100079472A1 (en) * 2008-09-30 2010-04-01 Sean Shang Method and systems to display platform graphics during operating system initialization
JP5180874B2 (ja) * 2009-02-27 2013-04-10 株式会社日立製作所 バッファ管理方法、及びパケット通信装置
CN101668084A (zh) * 2009-09-18 2010-03-10 中兴通讯股份有限公司 一种移动终端中的个性化动画实现方法及装置
CN101827199A (zh) * 2010-04-06 2010-09-08 福建新大陆通信科技有限公司 通过外部存储介质实现机顶盒开机画面更换的方法
US8521948B2 (en) * 2011-01-03 2013-08-27 Apple Inc. Handling dynamic and static data for a system having non-volatile memory
JP5876161B2 (ja) * 2011-11-30 2016-03-02 インテル・コーポレーション オペレーティングシステムの初期化中にマルチメディアデータを表示する技術
CN102768819B (zh) * 2012-07-17 2014-12-10 中国兵器工业集团第二一四研究所苏州研发中心 Oled实时显示驱动控制系统及其控制方法
CN103581409A (zh) * 2012-07-24 2014-02-12 上海斐讯数据通信技术有限公司 一种自定义开关机界面的方法和移动终端
CN103150178A (zh) * 2013-02-05 2013-06-12 联发科技（新加坡）私人有限公司 一种开机显示控制方法及处理器芯片
US9778937B1 (en) * 2013-10-16 2017-10-03 American Megatrends, Inc. Method and implementation for starting and stopping the playing of media content during booting process
US9342859B2 (en) * 2013-10-22 2016-05-17 American Megatrends, Inc. GPU based parallel image processing at thin client

Also Published As

Publication number Publication date
FR3048293B1 (fr) 2018-07-06
US20190087200A1 (en) 2019-03-21
CN108780483A (zh) 2018-11-09
CN108780483B (zh) 2022-10-11
FR3048293A1 (fr) 2017-09-01
EP3423978A1 (fr) 2019-01-09
WO2017148856A1 (fr) 2017-09-08
US11523180B2 (en) 2022-12-06

Similar Documents

Publication Publication Date Title
US20200327079A1 (en) Data processing method and device, dma controller, and computer readable storage medium
KR102377104B1 (ko) 시스템 레벨 ecc 호환성을 위한 ecc 워드 구성
ES2546072T3 (es) Dispositivo para controlar el acceso a una estructura de memoria caché
WO2020139425A3 (en) On-chip non-volatile memory (nvm) search
US20160034348A1 (en) Semiconductor memory device having selective ecc function
BR112015030001A2 (pt) instruções de acesso à memória de múltiplos registradores, processadores, métodos e sistemas
JP2016122488A5 (ja) シフトレジスタ
CN115512754A (zh) 用于执行损耗均衡操作的设备及方法
GB2508312A (en) Instruction and logic to provide vector load-op/store-op with stride functionality
BR112018067555A2 (pt) método para exibir uma animação durante a fase de iniciação de um dispositivo eletrônico e dispositivo eletrônico associado
RU2016129943A (ru) Настройка дескриптора каждого признака в режиме онлайн
BR112018072407A2 (pt) estrutura de dados comum em máquina de aprendizagem.
WO2017138996A3 (en) Techniques to enable scalable cryptographically protected memory using on-chip memory
ES2795832T3 (es) Operaciones SIMD de anchura mixta que tienen operaciones de elementos pares y de elementos impares usando un par de registros para elementos de datos anchos
US9595350B2 (en) Hardware-based memory initialization
US10620848B2 (en) Method to reduce aging of a cache memory
KR102211055B1 (ko) 퓨즈 회로 및 그것을 포함하는 반도체 장치
KR20150128798A (ko) 소수 생성
JP2018525730A5 (pt)
US20200213139A1 (en) Classifying comparators based on comparator offsets
JP2014164784A (ja) 半導体集積回路装置
US9747113B2 (en) Semiconductor device and semiconductor system including the same
KR20180044893A (ko) 선택가능한 프로세서 코어를 구비한 집적회로 디바이스
US20190196902A1 (en) Dynamic random access memory and method of operating the same
US9478312B1 (en) Address circuit

Legal Events

Date Code Title Description
B350 Update of information on the portal [chapter 15.35 patent gazette]
B06W Patent application suspended after preliminary examination (for patents with searches from other patent authorities) chapter 6.23 patent gazette]