BR112016021602A2 - - Google Patents

Info

Publication number
BR112016021602A2
BR112016021602A2 BR112016021602A BR112016021602A BR112016021602A2 BR 112016021602 A2 BR112016021602 A2 BR 112016021602A2 BR 112016021602 A BR112016021602 A BR 112016021602A BR 112016021602 A BR112016021602 A BR 112016021602A BR 112016021602 A2 BR112016021602 A2 BR 112016021602A2
Authority
BR
Brazil
Application number
BR112016021602A
Other languages
Portuguese (pt)
Other versions
BR112016021602B1 (pt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BR112016021602A2 publication Critical patent/BR112016021602A2/pt
Publication of BR112016021602B1 publication Critical patent/BR112016021602B1/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30076Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181Instruction operation extension or modification
    • G06F9/30189Instruction operation extension or modification according to execution mode, e.g. mode flag
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • G06F9/4403Processor initialisation
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • G06F9/4405Initialisation of multiprocessor systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/445Program loading or initiating
    • G06F9/44505Configuring for program initiating, e.g. using registry, configuration files

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Stored Programmes (AREA)
  • Executing Machine-Instructions (AREA)
  • Multi Processors (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
BR112016021602-4A 2014-03-18 2015-03-09 Configuração de modo de arquitetura em um sistema de computador BR112016021602B1 (pt)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US14/217,840 2014-03-18
US14/217,840 US9582295B2 (en) 2014-03-18 2014-03-18 Architectural mode configuration
US14/554,806 US9594576B2 (en) 2014-03-18 2014-11-26 Architectural mode configuration
US14/554,806 2014-11-26
PCT/EP2015/054850 WO2015139992A1 (en) 2014-03-18 2015-03-09 Architectural mode configuration in a computing system

Publications (2)

Publication Number Publication Date
BR112016021602A2 true BR112016021602A2 (US06650917-20031118-M00005.png) 2017-08-15
BR112016021602B1 BR112016021602B1 (pt) 2022-10-11

Family

ID=54142196

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112016021602-4A BR112016021602B1 (pt) 2014-03-18 2015-03-09 Configuração de modo de arquitetura em um sistema de computador

Country Status (22)

Country Link
US (6) US9582295B2 (US06650917-20031118-M00005.png)
EP (1) EP3114561B1 (US06650917-20031118-M00005.png)
JP (1) JP6585612B2 (US06650917-20031118-M00005.png)
KR (1) KR101884544B1 (US06650917-20031118-M00005.png)
CN (1) CN106133683B (US06650917-20031118-M00005.png)
AU (1) AU2015230885B2 (US06650917-20031118-M00005.png)
BR (1) BR112016021602B1 (US06650917-20031118-M00005.png)
CA (1) CA2940911C (US06650917-20031118-M00005.png)
DK (1) DK3114561T3 (US06650917-20031118-M00005.png)
ES (1) ES2717525T3 (US06650917-20031118-M00005.png)
HU (1) HUE043750T2 (US06650917-20031118-M00005.png)
IL (1) IL247856B (US06650917-20031118-M00005.png)
LT (1) LT3114561T (US06650917-20031118-M00005.png)
MX (1) MX2016011921A (US06650917-20031118-M00005.png)
PL (1) PL3114561T3 (US06650917-20031118-M00005.png)
PT (1) PT3114561T (US06650917-20031118-M00005.png)
RU (1) RU2664413C2 (US06650917-20031118-M00005.png)
SG (1) SG11201606095SA (US06650917-20031118-M00005.png)
SI (1) SI3114561T1 (US06650917-20031118-M00005.png)
TW (1) TWI608363B (US06650917-20031118-M00005.png)
WO (1) WO2015139992A1 (US06650917-20031118-M00005.png)
ZA (1) ZA201605470B (US06650917-20031118-M00005.png)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9582295B2 (en) 2014-03-18 2017-02-28 International Business Machines Corporation Architectural mode configuration
US9588774B2 (en) 2014-03-18 2017-03-07 International Business Machines Corporation Common boot sequence for control utility able to be initialized in multiple architectures
US9916185B2 (en) 2014-03-18 2018-03-13 International Business Machines Corporation Managing processing associated with selected architectural facilities
US9853863B1 (en) * 2014-10-08 2017-12-26 Servicenow, Inc. Collision detection using state management of configuration items
US10073707B2 (en) * 2015-03-23 2018-09-11 n.io Innovations, LLC System and method for configuring a platform instance at runtime
US10642706B2 (en) * 2016-07-20 2020-05-05 International Business Machines Corporation Detection and recovery of lost host enabled facilities
US10514932B2 (en) * 2016-09-26 2019-12-24 Amazon Technologies, Inc. Resource configuration based on dynamic group membership
US10496311B2 (en) 2017-01-19 2019-12-03 International Business Machines Corporation Run-time instrumentation of guarded storage event processing
US10452288B2 (en) 2017-01-19 2019-10-22 International Business Machines Corporation Identifying processor attributes based on detecting a guarded storage event
US10496292B2 (en) 2017-01-19 2019-12-03 International Business Machines Corporation Saving/restoring guarded storage controls in a virtualized environment
US10732858B2 (en) 2017-01-19 2020-08-04 International Business Machines Corporation Loading and storing controls regulating the operation of a guarded storage facility
US10725685B2 (en) 2017-01-19 2020-07-28 International Business Machines Corporation Load logical and shift guarded instruction
US10282327B2 (en) 2017-01-19 2019-05-07 International Business Machines Corporation Test pending external interruption instruction
US10579377B2 (en) 2017-01-19 2020-03-03 International Business Machines Corporation Guarded storage event handling during transactional execution
US11126474B1 (en) * 2017-06-14 2021-09-21 Amazon Technologies, Inc. Reducing resource lock time for a virtual processing unit
US10725739B2 (en) 2017-06-23 2020-07-28 International Business Machines Corporation Compiler controls for program language constructs
US10481908B2 (en) 2017-06-23 2019-11-19 International Business Machines Corporation Predicted null updated
US10740067B2 (en) 2017-06-23 2020-08-11 International Business Machines Corporation Selective updating of floating point controls
US10684852B2 (en) 2017-06-23 2020-06-16 International Business Machines Corporation Employing prefixes to control floating point operations
US10379851B2 (en) 2017-06-23 2019-08-13 International Business Machines Corporation Fine-grained management of exception enablement of floating point controls
US10514913B2 (en) * 2017-06-23 2019-12-24 International Business Machines Corporation Compiler controls for program regions
US10908998B2 (en) * 2017-08-08 2021-02-02 Toshiba Memory Corporation Managing function level reset in an IO virtualization-enabled storage device
US10592281B1 (en) 2017-09-28 2020-03-17 Amazon Technologies, Inc. Wait optimizer for recording an order of first entry into a wait mode by a virtual central processing unit
CN108900086B (zh) * 2018-08-01 2020-01-17 环鸿电子(昆山)有限公司 可程序隔离式电源电路结构及系统
US11086715B2 (en) * 2019-01-18 2021-08-10 Arm Limited Touch instruction
US11574060B2 (en) * 2019-04-24 2023-02-07 International Business Machines Corporation Secure initial program load
TWI719720B (zh) * 2019-11-18 2021-02-21 瑞昱半導體股份有限公司 資料寫入系統與方法
CN112860174B (zh) * 2019-11-27 2024-07-12 瑞昱半导体股份有限公司 数据写入系统与方法
CN214851908U (zh) * 2021-06-16 2021-11-23 深圳市不插电光电科技有限公司 一种能够独立集成化控制的机顶盒彩灯条
US12020059B2 (en) * 2021-08-30 2024-06-25 International Business Machines Corporation Inaccessible prefix pages during virtual machine execution

Family Cites Families (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59123943A (ja) 1982-12-29 1984-07-17 Fujitsu Ltd Vmアシスト制御方式
JPS60254358A (ja) * 1984-05-31 1985-12-16 Toshiba Corp マルチア−キテクチヤマイクロプロセツサシステム
JPH02135528A (ja) 1988-11-16 1990-05-24 Oki Electric Ind Co Ltd マルチosにおける起動os選択方法
US5212777A (en) 1989-11-17 1993-05-18 Texas Instruments Incorporated Multi-processor reconfigurable in single instruction multiple data (SIMD) and multiple instruction multiple data (MIMD) modes and method of operation
AU6629894A (en) 1993-05-07 1994-12-12 Apple Computer, Inc. Method for decoding guest instructions for a host computer
JPH06332803A (ja) 1993-05-25 1994-12-02 Hitachi Ltd 仮想計算機システムにおけるtlb制御方法
GB2289353B (en) 1994-05-03 1997-08-27 Advanced Risc Mach Ltd Data processing with multiple instruction sets
US5551013A (en) 1994-06-03 1996-08-27 International Business Machines Corporation Multiprocessor for hardware emulation
US5638525A (en) 1995-02-10 1997-06-10 Intel Corporation Processor capable of executing programs that contain RISC and CISC instructions
US5790825A (en) 1995-11-08 1998-08-04 Apple Computer, Inc. Method for emulating guest instructions on a host computer through dynamic recompilation of host instructions
US6009261A (en) 1997-12-16 1999-12-28 International Business Machines Corporation Preprocessing of stored target routines for emulating incompatible instructions on a target processor
US6199202B1 (en) 1998-01-06 2001-03-06 Hewlett-Packard Company Method and apparatus for the inter-operation of differing architectural and run time conventions
US6308255B1 (en) 1998-05-26 2001-10-23 Advanced Micro Devices, Inc. Symmetrical multiprocessing bus and chipset used for coprocessor support allowing non-native code to run in a system
US6463582B1 (en) 1998-10-21 2002-10-08 Fujitsu Limited Dynamic optimizing object code translator for architecture emulation and dynamic optimizing object code translation method
US6772325B1 (en) 1999-10-01 2004-08-03 Hitachi, Ltd. Processor architecture and operation for exploiting improved branch control instruction
US6496971B1 (en) * 2000-02-07 2002-12-17 Xilinx, Inc. Supporting multiple FPGA configuration modes using dedicated on-chip processor
US7058791B1 (en) 2000-08-09 2006-06-06 Advanced Micro Devices, Inc. Establishing a mode indication responsive to two or more indications
US7406682B2 (en) 2001-03-26 2008-07-29 Emc Corporation Translator-compiler for converting legacy management software
US7496498B2 (en) 2003-03-24 2009-02-24 Microsoft Corporation Front-end architecture for a multi-lingual text-to-speech system
US7496915B2 (en) 2003-04-24 2009-02-24 International Business Machines Corporation Dynamic switching of multithreaded processor between single threaded and simultaneous multithreaded modes
US7552426B2 (en) 2003-10-14 2009-06-23 Microsoft Corporation Systems and methods for using synthetic instructions in a virtual machine
US7234037B2 (en) 2003-11-25 2007-06-19 International Business Machines Corporation Memory mapped Input/Output operations
US8024730B2 (en) * 2004-03-31 2011-09-20 Intel Corporation Switching between protected mode environments utilizing virtual machine functionality
US7562209B2 (en) 2004-04-07 2009-07-14 Marvell International, Ltd. Supporting different instruction set architectures during run time
US7339837B2 (en) * 2004-05-18 2008-03-04 Infineon Technologies Ag Configurable embedded processor
US7260702B2 (en) 2004-06-30 2007-08-21 Microsoft Corporation Systems and methods for running a legacy 32-bit x86 virtual machine on a 64-bit x86 processor
US7308571B2 (en) 2004-10-06 2007-12-11 Intel Corporation Overriding processor configuration settings
US7647589B1 (en) 2005-02-07 2010-01-12 Parallels Software International, Inc. Methods and systems for safe execution of guest code in virtual machine context
US7562349B2 (en) 2005-04-25 2009-07-14 Sap Ag Version adaptation interface for integration of different virtual machines
US7496495B2 (en) 2005-05-12 2009-02-24 Microsoft Corporation Virtual operating system device communication relying on memory access violations
KR100663864B1 (ko) * 2005-06-16 2007-01-03 엘지전자 주식회사 멀티-코어 프로세서의 프로세서 모드 제어장치 및 방법
JP2007007074A (ja) 2005-06-29 2007-01-18 Nagaoka Univ Of Technology 温熱治療装置
US7523291B2 (en) 2005-07-26 2009-04-21 International Business Machines Corporation System and method for testing for memory address aliasing errors
RU2294010C1 (ru) 2005-09-05 2007-02-20 Павел Михайлович Шестаков Способ обработки цифровых данных
US7409537B2 (en) 2005-10-06 2008-08-05 Microsoft Corporation Fast booting an operating system from an off state
JP2007207074A (ja) 2006-02-03 2007-08-16 Ricoh Co Ltd オペレーションシステム、スレッド制御機構、及び情報処理装置
WO2007122640A2 (en) 2006-04-26 2007-11-01 Tata Consultancy Services A system and method for automated re-architectureing of legacy systems using object-oriented language
US8001549B2 (en) 2006-04-27 2011-08-16 Panasonic Corporation Multithreaded computer system and multithread execution control method
US8117614B2 (en) 2006-05-19 2012-02-14 International Business Machines Corporation Extract CPU time facility
CN100470476C (zh) * 2006-05-25 2009-03-18 杭州晟元芯片技术有限公司 一种芯片上电后的程序引导方法
US20080093277A1 (en) 2006-06-13 2008-04-24 John Armour Cadence detection in a sequence of video fields
US8028290B2 (en) 2006-08-30 2011-09-27 International Business Machines Corporation Multiple-core processor supporting multiple instruction set architectures
US8479264B2 (en) 2006-09-29 2013-07-02 Micron Technology, Inc. Architecture for virtual security module
WO2008083277A1 (en) 2006-12-31 2008-07-10 San Disk Corporation Portable multi-platform booting systems and architectures
US7783867B2 (en) 2007-02-01 2010-08-24 International Business Machines Corporation Controlling instruction execution in a processing environment
US8677098B2 (en) 2008-01-11 2014-03-18 International Business Machines Corporation Dynamic address translation with fetch protection
US7739434B2 (en) 2008-01-11 2010-06-15 International Business Machines Corporation Performing a configuration virtual topology change and instruction therefore
US8117417B2 (en) 2008-01-11 2012-02-14 International Business Machines Corporation Dynamic address translation with change record override
US7734900B2 (en) 2008-01-11 2010-06-08 International Business Machines Corporation Computer configuration virtual topology discovery and instruction therefore
US8321861B2 (en) 2008-02-20 2012-11-27 Arm Limited Non-native program execution across multiple execution environments
US8086811B2 (en) 2008-02-25 2011-12-27 International Business Machines Corporation Optimizations of a perform frame management function issued by pageable guests
US8176280B2 (en) 2008-02-25 2012-05-08 International Business Machines Corporation Use of test protection instruction in computing environments that support pageable guests
US8095773B2 (en) 2008-02-26 2012-01-10 International Business Machines Corporation Dynamic address translation with translation exception qualifier
WO2013098643A2 (en) 2011-12-16 2013-07-04 Hyperion Core Inc. Advanced processor architecture
US8301865B2 (en) 2009-06-29 2012-10-30 Oracle America, Inc. System and method to manage address translation requests
US20110179254A1 (en) 2010-01-15 2011-07-21 Sun Microsystems, Inc. Limiting speculative instruction fetching in a processor
GB2478726B (en) 2010-03-15 2013-12-25 Advanced Risc Mach Ltd Mapping between registers used by multiple instruction sets
US9851969B2 (en) 2010-06-24 2017-12-26 International Business Machines Corporation Function virtualization facility for function query of a processor
US10521231B2 (en) 2010-06-24 2019-12-31 International Business Machines Corporation Function virtualization facility for blocking instruction function of a multi-function instruction of a virtual processor
US8479172B2 (en) 2010-11-23 2013-07-02 International Business Machines Corporation Virtual machine testing
US9141389B2 (en) 2011-04-07 2015-09-22 Via Technologies, Inc. Heterogeneous ISA microprocessor with shared hardware ISA registers
US8924695B2 (en) * 2011-04-07 2014-12-30 Via Technologies, Inc. Conditional ALU instruction condition satisfaction propagation between microinstructions in read-port limited register file microprocessor
US9645822B2 (en) * 2011-04-07 2017-05-09 Via Technologies, Inc Conditional store instructions in an out-of-order execution microprocessor
DE102011017596A1 (de) 2011-04-27 2012-10-31 Robert Bosch Gmbh Mikrofluidisches System und Verfahren für eine Polymerase Kettenreaktion
US9063747B2 (en) 2011-04-28 2015-06-23 Freescale Semiconductor, Inc. Microprocessor systems and methods for a combined register file and checkpoint repair register
TW201248499A (en) 2011-05-18 2012-12-01 Asustek Comp Inc Method of swapping between operating systems applied to computer system
KR101780052B1 (ko) 2011-08-24 2017-09-19 한국전자통신연구원 정보처리 시스템에서 운영체제 전환방법
CN102955713B (zh) * 2011-08-31 2015-11-25 北京中电华大电子设计有限责任公司 一种802.11n无线网卡芯片仿真固件优化的处理方法
US8930950B2 (en) 2012-01-19 2015-01-06 International Business Machines Corporation Management of migrating threads within a computing environment to transform multiple threading mode processors to single thread mode processors
US9251027B2 (en) 2012-03-05 2016-02-02 Dell Productes L.P. Information handling system performance optimization system
US9298469B2 (en) 2012-06-15 2016-03-29 International Business Machines Corporation Management of multiple nested transactions
JP6290893B2 (ja) 2012-08-30 2018-03-07 ユニバーシティ オブ ヴァージニア パテント ファウンデーション マルチモーダル無線機を備えた超低電力センシングプラットフォーム
US9348757B2 (en) 2012-10-08 2016-05-24 International Business Machines Corporation System supporting multiple partitions with differing translation formats
JP6075013B2 (ja) 2012-10-31 2017-02-08 富士通株式会社 ログ取得プログラム、ログ取得装置及びログ取得方法
US9916185B2 (en) 2014-03-18 2018-03-13 International Business Machines Corporation Managing processing associated with selected architectural facilities
US9582295B2 (en) 2014-03-18 2017-02-28 International Business Machines Corporation Architectural mode configuration
US9588774B2 (en) 2014-03-18 2017-03-07 International Business Machines Corporation Common boot sequence for control utility able to be initialized in multiple architectures
US9594660B2 (en) 2014-03-27 2017-03-14 International Business Machines Corporation Multithreading computer system and program product for executing a query instruction for idle time accumulation among cores
US9921848B2 (en) 2014-03-27 2018-03-20 International Business Machines Corporation Address expansion and contraction in a multithreading computer system

Also Published As

Publication number Publication date
IL247856A0 (en) 2016-11-30
MX2016011921A (es) 2016-12-09
SI3114561T1 (sl) 2019-05-31
CA2940911A1 (en) 2015-09-24
HUE043750T2 (hu) 2019-09-30
TW201602806A (zh) 2016-01-16
KR101884544B1 (ko) 2018-08-01
BR112016021602B1 (pt) 2022-10-11
US11023256B2 (en) 2021-06-01
US20190339995A1 (en) 2019-11-07
US9582295B2 (en) 2017-02-28
LT3114561T (lt) 2019-04-10
CN106133683B (zh) 2019-06-04
AU2015230885A1 (en) 2016-08-04
US20150269117A1 (en) 2015-09-24
WO2015139992A1 (en) 2015-09-24
ZA201605470B (en) 2017-09-27
PT3114561T (pt) 2019-04-22
PL3114561T3 (pl) 2019-06-28
US20170185430A1 (en) 2017-06-29
AU2015230885B2 (en) 2018-02-01
US11029974B2 (en) 2021-06-08
US10545772B2 (en) 2020-01-28
DK3114561T3 (en) 2019-04-15
RU2016127224A (ru) 2018-04-18
CA2940911C (en) 2022-11-29
KR20160133546A (ko) 2016-11-22
JP2017513114A (ja) 2017-05-25
US20170124023A1 (en) 2017-05-04
SG11201606095SA (en) 2016-08-30
JP6585612B2 (ja) 2019-10-02
ES2717525T3 (es) 2019-06-21
US20190339994A1 (en) 2019-11-07
TWI608363B (zh) 2017-12-11
US10552175B2 (en) 2020-02-04
EP3114561B1 (en) 2019-02-27
IL247856B (en) 2019-07-31
US9594576B2 (en) 2017-03-14
RU2664413C2 (ru) 2018-08-17
CN106133683A (zh) 2016-11-16
EP3114561A1 (en) 2017-01-11
US20150268972A1 (en) 2015-09-24

Similar Documents

Publication Publication Date Title
BR112016023095A2 (US06650917-20031118-M00005.png)
BR112016022637A2 (US06650917-20031118-M00005.png)
BR112016019084A2 (US06650917-20031118-M00005.png)
BR112016018935A2 (US06650917-20031118-M00005.png)
BR112016021603A2 (US06650917-20031118-M00005.png)
BR112016021602A2 (US06650917-20031118-M00005.png)
BR112016022298A2 (US06650917-20031118-M00005.png)
BR112016017429A2 (US06650917-20031118-M00005.png)
BR112016022014A2 (US06650917-20031118-M00005.png)
BR112016019575A2 (US06650917-20031118-M00005.png)
BR112016023042A2 (US06650917-20031118-M00005.png)
BR112016021599A2 (US06650917-20031118-M00005.png)
BR112016022164A2 (US06650917-20031118-M00005.png)
BR112016019573A2 (US06650917-20031118-M00005.png)
BR112016020096A2 (US06650917-20031118-M00005.png)
BR112016018468A2 (US06650917-20031118-M00005.png)
BR112016021745A2 (US06650917-20031118-M00005.png)
BR112016022284A2 (US06650917-20031118-M00005.png)
BR112016021768A2 (US06650917-20031118-M00005.png)
BR112016021941A2 (US06650917-20031118-M00005.png)
BR112016020587A2 (US06650917-20031118-M00005.png)
BR112016026451A2 (US06650917-20031118-M00005.png)
BR112016020335A2 (US06650917-20031118-M00005.png)
BR112016026370A2 (US06650917-20031118-M00005.png)
BR112016026882A2 (US06650917-20031118-M00005.png)

Legal Events

Date Code Title Description
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B350 Update of information on the portal [chapter 15.35 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 20 (VINTE) ANOS CONTADOS A PARTIR DE 09/03/2015, OBSERVADAS AS CONDICOES LEGAIS