BR112014018288A2 - - Google Patents

Info

Publication number
BR112014018288A2
BR112014018288A2 BR112014018288A BR112014018288A BR112014018288A2 BR 112014018288 A2 BR112014018288 A2 BR 112014018288A2 BR 112014018288 A BR112014018288 A BR 112014018288A BR 112014018288 A BR112014018288 A BR 112014018288A BR 112014018288 A2 BR112014018288 A2 BR 112014018288A2
Authority
BR
Brazil
Application number
BR112014018288A
Other languages
Portuguese (pt)
Other versions
BR112014018288A8 (pt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BR112014018288A2 publication Critical patent/BR112014018288A2/pt
Publication of BR112014018288A8 publication Critical patent/BR112014018288A8/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Mobile Radio Communication Systems (AREA)
BR112014018288A 2012-01-25 2013-01-25 Interfaces de várias pistas de alta velocidade para interface serial síncrona de alta velocidade e sistemas e métodos conexos BR112014018288A8 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/358,312 US20130191569A1 (en) 2012-01-25 2012-01-25 Multi-lane high-speed interfaces for high speed synchronous serial interface (hsi), and related systems and methods
PCT/US2013/023308 WO2013112946A1 (en) 2012-01-25 2013-01-25 Multi-lane high-speed interfaces for high speed synchronous serial interface (hsi), and related systems and methods

Publications (2)

Publication Number Publication Date
BR112014018288A2 true BR112014018288A2 (https=) 2017-06-20
BR112014018288A8 BR112014018288A8 (pt) 2017-07-11

Family

ID=47846122

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112014018288A BR112014018288A8 (pt) 2012-01-25 2013-01-25 Interfaces de várias pistas de alta velocidade para interface serial síncrona de alta velocidade e sistemas e métodos conexos

Country Status (10)

Country Link
US (1) US20130191569A1 (https=)
EP (1) EP2807572B1 (https=)
JP (1) JP6066224B2 (https=)
KR (1) KR101680733B1 (https=)
CN (1) CN104067252B (https=)
BR (1) BR112014018288A8 (https=)
ES (1) ES2573285T3 (https=)
HU (1) HUE028765T2 (https=)
IN (1) IN2014CN04802A (https=)
WO (1) WO2013112946A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10114789B2 (en) 2015-01-08 2018-10-30 Samsung Electronics Co., Ltd. System on chip for packetizing multiple bytes and data processing system including the same
US11038748B2 (en) * 2016-02-01 2021-06-15 Star-Dundee Limited Multi-lane communication
CN106790397B (zh) * 2016-11-28 2020-06-09 新疆熙菱信息技术股份有限公司 一种数据的业务特征识别系统及方法
WO2019070361A1 (en) * 2017-10-03 2019-04-11 Qualcomm Incorporated MULTI-LINE BUS WITH DYNAMIC ADJUSTMENT SHARED BY MULTIPROTOCOL DEVICES
US12530307B2 (en) * 2023-02-17 2026-01-20 Nxp Usa, Inc. Elastic buffers

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276808A (en) * 1991-02-04 1994-01-04 International Business Machines Corporation Data storage buffer system and method
US5671377A (en) * 1994-07-19 1997-09-23 David Sarnoff Research Center, Inc. System for supplying streams of data to multiple users by distributing a data stream to multiple processors and enabling each user to manipulate supplied data stream
US5917337A (en) * 1995-12-29 1999-06-29 Cypress Semiconductor Corp. Programmable I/O cell with data conversion capability
US6178448B1 (en) * 1997-06-18 2001-01-23 International Business Machines Corporation Optimal link scheduling for multiple links by obtaining and utilizing link quality information
US6058455A (en) * 1997-07-02 2000-05-02 International Business Corporation RAID system having a selectable unattended mode of operation with conditional and hierarchical automatic re-configuration
US6160819A (en) * 1998-02-19 2000-12-12 Gte Internetworking Incorporated Method and apparatus for multiplexing bytes over parallel communications links using data slices
US6771655B1 (en) * 1998-05-29 2004-08-03 Alcatel Canada Inc. Method and apparatus for managing data transportation
US20040015617A1 (en) * 2001-01-25 2004-01-22 Sangha Onkar S. Flexible network interfaces and flexible data clocking
US6941252B2 (en) * 2001-03-14 2005-09-06 Mcdata Corporation Striping data frames across parallel fibre channel links
US6985502B2 (en) * 2001-11-19 2006-01-10 Hewlett-Packard Development Company, L.P. Time-division multiplexed link for use in a service area network
US7352694B1 (en) * 2001-12-14 2008-04-01 Applied Micro Circuits Corporation System and method for tolerating data link faults in a packet communications switch fabric
US7180949B2 (en) * 2002-06-04 2007-02-20 Lucent Technologies Inc. High-speed chip-to-chip communication interface
US7913148B2 (en) * 2004-03-12 2011-03-22 Nvidia Corporation Disk controller methods and apparatus with improved striping, redundancy operations and interfaces
US20060075067A1 (en) * 2004-08-30 2006-04-06 International Business Machines Corporation Remote direct memory access with striping over an unreliable datagram transport
WO2006038663A1 (en) * 2004-10-01 2006-04-13 Matsushita Electric Industrial Co., Ltd. Memory card controller, memory card drive device, and computer program
JP4928732B2 (ja) * 2005-01-17 2012-05-09 株式会社リコー データ転送システム及び電子機器
KR100721581B1 (ko) * 2005-09-29 2007-05-23 주식회사 하이닉스반도체 직렬 입/출력 인터페이스를 가진 멀티 포트 메모리 소자
US7796652B2 (en) * 2006-05-02 2010-09-14 Diablo Technologies Inc. Programmable asynchronous first-in-first-out (FIFO) structure with merging capability
US7660911B2 (en) * 2006-12-20 2010-02-09 Smart Modular Technologies, Inc. Block-based data striping to flash memory
US20080313240A1 (en) * 2007-06-18 2008-12-18 Freking Ronald E Method for Creating Data Transfer Packets With Embedded Management Information
US8181089B1 (en) * 2007-08-24 2012-05-15 Datadirect Networks, Inc. Method for auto-correction of errors in a solid-state memory system
GB2455527B (en) * 2007-12-11 2012-10-17 Icera Inc Receiver interface
US8661173B2 (en) * 2008-03-31 2014-02-25 Intel Corporation USB data striping
US20090327539A1 (en) * 2008-06-30 2009-12-31 Tommi Kanerva Multiple Die System Status Communication System
JP4857453B2 (ja) * 2009-07-01 2012-01-18 テクトロニクス・インターナショナル・セールス・ゲーエムベーハー パケットとシリアル・データの対応関係確認方法
US8370706B2 (en) * 2009-10-02 2013-02-05 Infinera Corporation Interleaved correction code transmission
CN101702147B (zh) * 2009-11-17 2011-12-21 华为技术有限公司 数据传输方法和高速数据传输接口装置
US8621128B2 (en) * 2009-12-04 2013-12-31 St-Ericsson Sa Methods and systems for reliable link startup
JP2011199572A (ja) * 2010-03-19 2011-10-06 Panasonic Corp 携帯端末
US8527698B2 (en) * 2010-06-22 2013-09-03 Lsi Corporation Parity-based raid system configured to protect against data corruption caused by the occurrence of write holes
CN101931700B (zh) 2010-08-20 2012-12-19 北京天碁科技有限公司 一种实现智能手机芯片间通信的方法及智能手机
CN102129395A (zh) * 2011-03-02 2011-07-20 智比特信息技术（镇江）有限公司 通过单一硬件串口实现多进程控制的通讯方法
US20120317356A1 (en) * 2011-06-09 2012-12-13 Advanced Micro Devices, Inc. Systems and methods for sharing memory between a plurality of processors
US8996804B2 (en) * 2011-09-12 2015-03-31 International Business Machines Corporation Optimizing and enhancing performance for parity based storage
US20130100949A1 (en) * 2011-10-25 2013-04-25 Qualcomm Incorporated Dual physical layer transceivers for high speed synchronous interface (hsi) frame interleaving

Also Published As

Publication number Publication date
CN104067252A (zh) 2014-09-24
HUE028765T2 (en) 2016-12-28
JP2015510182A (ja) 2015-04-02
ES2573285T3 (es) 2016-06-07
BR112014018288A8 (pt) 2017-07-11
EP2807572A1 (en) 2014-12-03
EP2807572B1 (en) 2016-03-23
CN104067252B (zh) 2017-03-01
KR101680733B1 (ko) 2016-11-29
WO2013112946A1 (en) 2013-08-01
IN2014CN04802A (https=) 2015-09-18
US20130191569A1 (en) 2013-07-25
KR20140125816A (ko) 2014-10-29
JP6066224B2 (ja) 2017-01-25

Similar Documents

Publication Publication Date Title
BR112014025194A2 (https=)
BR112014017614A2 (https=)
BR112014024332A2 (https=)
BR112014017659A2 (https=)
BR112014019461A2 (https=)
BR112014017592A2 (https=)
BR112014017607A2 (https=)
BR112014017646A2 (https=)
BR112014018429A2 (https=)
AR092201A1 (https=)
BR112014019762A2 (https=)
BR112014019395A2 (https=)
BR112013027865A2 (https=)
BR112014017609A2 (https=)
BR112014017647A2 (https=)
BR112014013184A8 (https=)
BR112014017618A2 (https=)
BR112014025379A2 (https=)
BR112014017623A2 (https=)
BR112014017652A2 (https=)
BR112014017621A2 (https=)
BR112014017622A2 (https=)
BR112014025803A2 (https=)
BR112014017671A2 (https=)
BR112014017667A2 (https=)

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 7A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: EM VIRTUDE DO ARQUIVAMENTO PUBLICADO NA RPI 2551 DE 26-11-2019 E CONSIDERANDO AUSENCIA DE MANIFESTACAO DENTRO DOS PRAZOS LEGAIS, INFORMO QUE CABE SER MANTIDO O ARQUIVAMENTO DO PEDIDO DE PATENTE, CONFORME O DISPOSTO NO ARTIGO 12, DA RESOLUCAO 113/2013.