BR0309182A - Arquitetura de equalizador/decodificador de treliça concatenados para um receptor hdtv - Google Patents

Arquitetura de equalizador/decodificador de treliça concatenados para um receptor hdtv

Info

Publication number
BR0309182A
BR0309182A BR0309182-1A BR0309182A BR0309182A BR 0309182 A BR0309182 A BR 0309182A BR 0309182 A BR0309182 A BR 0309182A BR 0309182 A BR0309182 A BR 0309182A
Authority
BR
Brazil
Prior art keywords
equalizer
truss
decoder
hdtv receiver
decoding
Prior art date
Application number
BR0309182-1A
Other languages
English (en)
Inventor
Jeongsoon Park
Saul Brian Gelfand
Ivonete Markman
Original Assignee
Thomson Licensing Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing Sa filed Critical Thomson Licensing Sa
Publication of BR0309182A publication Critical patent/BR0309182A/pt

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
    • H04N21/438—Interfacing the downstream path of the transmission network originating from a server, e.g. retrieving encoded video stream packets from an IP network
    • H04N21/4382—Demodulation or channel decoding, e.g. QPSK demodulation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/256—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with trellis coding, e.g. with convolutional codes and TCM
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3746—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with iterative decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63—Joint error correction and other techniques
    • H03M13/6331—Error control coding in combination with equalisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0055—MAP-decoding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0059—Convolutional codes
    • H04L1/006—Trellis-coded modulation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/208—Arrangements for detecting or preventing errors in the information received using signal quality detector involving signal re-encoding
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03057—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a recursive structure
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/14—Picture signal circuitry for video frequency region
    • H04N5/21—Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • H04N5/211—Ghost signal cancellation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/015—High-definition television systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/0335—Arrangements for removing intersymbol interference characterised by the type of transmission
    • H04L2025/03375—Passband transmission
    • H04L2025/03382—Single of vestigal sideband
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439—Fixed structures
    • H04L2025/03445—Time domain
    • H04L2025/03471—Tapped delay lines
    • H04L2025/03484—Tapped delay lines time-recursive
    • H04L2025/0349—Tapped delay lines time-recursive as a feedback filter
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03592—Adaptation methods
    • H04L2025/03598—Algorithms
    • H04L2025/03681—Control of adaptation
    • H04L2025/037—Detection of convergence state
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03592—Adaptation methods
    • H04L2025/03726—Switching between algorithms
    • H04L2025/03732—Switching between algorithms according to the convergence state
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
    • H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
    • H04N21/41—Structure of client; Structure of client peripherals
    • H04N21/426—Internal components of the client ; Characteristics thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Quality & Reliability (AREA)
  • Power Engineering (AREA)
  • Error Detection And Correction (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

"ARQUITETURA DE EQUALIZADOR/DECODIFICADOR DE TRELIçA CONCATENADOS PARA UM RECEPTOR HDTV". é descrito um sistema de equalizador/decodificação em treliça para uso no processamento de um sinal de Televisão de Alta Definição. A saída do decodificador de treliça ré-codificada (6), em vez de a saída do equalizador (19), é usada como uma entrada no filtro de realimentação (8) do equalizador com decisão realimentada (4). Decodificação de treliça de decisão brusca ou suave pode ser aplicada. A fim de levar em conta a latência associada com a decodificação em treliça e a presença de doze decodificadores entrelaçados, a realimentação do decodificador de treliça para o equalizador é feita replicando o decodificador de treliça e o hardware do equalizador em um módulo (1) que pode ser cascateado em tantos estágios quanto necessários para se conseguir o balanço desejado entre complexidade e desempenho. O presente sistema oferece uma melhoria entre 0,6 e 1,9 decibéis. O cascateamento de dois módulos (1) é normalmente suficiente para se conseguir a maior parte da melhoria de desempenho potencial.
BR0309182-1A 2002-04-16 2003-04-09 Arquitetura de equalizador/decodificador de treliça concatenados para um receptor hdtv BR0309182A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US37300802P 2002-04-16 2002-04-16
PCT/US2003/010888 WO2003090439A2 (en) 2002-04-16 2003-04-09 Concatenated equalizer/trellis decoder architecture for an hdtv receiver

Publications (1)

Publication Number Publication Date
BR0309182A true BR0309182A (pt) 2005-01-25

Family

ID=29250945

Family Applications (1)

Application Number Title Priority Date Filing Date
BR0309182-1A BR0309182A (pt) 2002-04-16 2003-04-09 Arquitetura de equalizador/decodificador de treliça concatenados para um receptor hdtv

Country Status (9)

Country Link
US (1) US7389470B2 (pt)
EP (1) EP1495608B1 (pt)
JP (3) JP2005523647A (pt)
KR (1) KR100988225B1 (pt)
CN (1) CN100563227C (pt)
AU (1) AU2003224899A1 (pt)
BR (1) BR0309182A (pt)
MX (1) MXPA04010141A (pt)
WO (1) WO2003090439A2 (pt)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7016651B1 (en) 2002-12-17 2006-03-21 Marvell International Ltd. Apparatus and method for measuring signal quality of a wireless communications link
KR100540171B1 (ko) * 2003-05-20 2006-01-10 한국전자통신연구원 지상파 디지털 텔레비젼 방송신호를 위한 동일채널중계장치 및 그 방법
US8320442B2 (en) * 2004-05-14 2012-11-27 Zenith Electronics Llc Channel impulse response estimating decision feedback equalizer
US7643752B2 (en) * 2004-12-22 2010-01-05 Clariphy Communications, Inc. Testing of transmitters for communication links by software simulation of reference channel and/or reference receiver
US8111986B1 (en) * 2004-12-22 2012-02-07 Clariphy Communications, Inc. Testing of transmitters for communication links by software simulation of reference channel and/or reference receiver
US7853149B2 (en) * 2005-03-08 2010-12-14 Clariphy Communications, Inc. Transmitter frequency peaking for optical fiber channels
US8254781B2 (en) 2005-06-30 2012-08-28 Clariphy Communications, Inc. Testing of receivers with separate linear O/E module and host used in communication links
US7664394B2 (en) 2005-06-30 2010-02-16 Clariphy Communications, Inc. Testing of receivers with separate linear O/E module and host used in communication links
US20070288980A1 (en) * 2006-06-08 2007-12-13 Huaning Niu System and method for digital communication having a frame format and parsing scheme with parallel convolutional encoders
US20070286103A1 (en) * 2006-06-08 2007-12-13 Huaning Niu System and method for digital communication having puncture cycle based multiplexing scheme with unequal error protection (UEP)
US8107552B2 (en) 2006-06-28 2012-01-31 Samsung Electronics Co., Ltd. System and method of wireless communication of uncompressed video having a fast fourier transform-based channel interleaver
US7627064B2 (en) * 2006-06-30 2009-12-01 Intel Corporation System and method for enhanced symbol generation
US8194750B2 (en) 2006-10-16 2012-06-05 Samsung Electronics Co., Ltd. System and method for digital communication having a circulant bit interleaver for equal error protection (EEP) and unequal error protection (UEP)
US8116364B2 (en) * 2007-04-18 2012-02-14 Mediatek Inc. Selective slicing equalizer
US20100027610A1 (en) * 2008-07-31 2010-02-04 Mediatek Inc. Equalizer and equalization method
CN102006144B (zh) 2009-09-01 2014-01-08 华为技术有限公司 预编码方法、装置及频域均衡方法、装置
US20130028299A1 (en) * 2011-07-26 2013-01-31 Himax Media Solutions, Inc. Adaptive ethernet transceiver with joint decision feedback equalizer and trellis decoder
US9313054B1 (en) * 2015-02-09 2016-04-12 Xilinx, Inc. Circuits for and methods of filtering inter-symbol interference for SerDes applications

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4833693A (en) 1985-11-21 1989-05-23 Codex Corporation Coded modulation system using interleaving for decision-feedback equalization
US5031195A (en) * 1989-06-05 1991-07-09 International Business Machines Corporation Fully adaptive modem receiver using whitening matched filtering
US5056117A (en) 1989-08-07 1991-10-08 At&T Bell Laboratories Decision feedback equalization with trellis coding
CA2076099A1 (en) * 1991-09-03 1993-03-04 Howard Leroy Lester Automatic simulcast alignment
US5453797A (en) 1993-02-22 1995-09-26 Massachusetts Institute Of Technology Method and apparatus for decoding broadcast digital HDTV in the presence of quasi-cyclostationary interference
US5666170A (en) * 1995-07-12 1997-09-09 Thomson Consumer Electronics, Inc. Apparatus for decoding video signals encoded in different formats
FR2763454B1 (fr) * 1997-05-15 1999-08-06 France Telecom Dispositif d'egalisation et de decodage pour un canal de transmission numerique selectif en frequence
US6816548B1 (en) * 1998-06-23 2004-11-09 Thomson Licensing S.A. HDTV channel equalizer
EP1127424B1 (en) * 1998-11-03 2004-09-29 Broadcom Corporation Dual mode qam/vsb receiver
EP1065851A1 (en) * 1999-07-02 2001-01-03 Motorola, Inc. Decision feedback equaliser with reduced-state sequence estimation
US6690739B1 (en) * 2000-01-14 2004-02-10 Shou Yee Mui Method for intersymbol interference compensation

Also Published As

Publication number Publication date
EP1495608A4 (en) 2006-06-07
CN1656762A (zh) 2005-08-17
JP2011035919A (ja) 2011-02-17
US20050154967A1 (en) 2005-07-14
JP2005523647A (ja) 2005-08-04
US7389470B2 (en) 2008-06-17
JP5646680B2 (ja) 2014-12-24
WO2003090439A3 (en) 2004-04-08
EP1495608B1 (en) 2012-08-08
KR20040102098A (ko) 2004-12-03
AU2003224899A8 (en) 2003-11-03
AU2003224899A1 (en) 2003-11-03
MXPA04010141A (es) 2005-06-08
KR100988225B1 (ko) 2010-10-18
EP1495608A2 (en) 2005-01-12
WO2003090439A2 (en) 2003-10-30
CN100563227C (zh) 2009-11-25
JP2013150350A (ja) 2013-08-01

Similar Documents

Publication Publication Date Title
BR0309182A (pt) Arquitetura de equalizador/decodificador de treliça concatenados para um receptor hdtv
US20160301423A1 (en) Encoders, decoders, codecs and systems and processes for their operation and manufacture
US7864866B2 (en) System and method of decoding dual video signals
WO2001030063A3 (en) Data stream decoder and method
WO2006063343A3 (en) Shared pipeline architecture for motion vector prediction and residual decoding
WO2005062840A3 (en) Methods and apparatus for reducing error floors in message passing decoders
WO2002025950A3 (en) Load balancing and mode selection in a multi-processor video transcoder
WO2001080009A3 (en) Fault-tolerant computer system with voter delay buffer
WO2007027409A3 (en) Combined engine for video and graphics processing
WO2004017232A3 (en) Method and apparatus for translating to a hardware description language from an architecture description language
MY137333A (en) Concatenated equalizer/trellis decoder architecture for an hdtv receiver
US20060198545A1 (en) Thin display stand with a sub-woofer
CN1310498C (zh) 数字视音频解码器
US9380260B2 (en) Multichannel video port interface using no external memory
KR100845062B1 (ko) 복수의 데이터 스트림에 대한 부호화/복호화 엔진
US20080069219A1 (en) Method and/or apparatus for implementing reduced bandwidth high performance VC1 intensity compensation
Golston DM642 digital media processor
Kim et al. A cost-effective architecture for HDTV video decoder in ATSC receivers
ID26209A (id) Manajemen memori dalam penerima/dekoder
Miller The next generation.
EP2271039A3 (en) Process and arrangement for turbo equalization with turbo decoding of signals
TW200709579A (en) Device and method for variable length decoding
Lyngdoh Quiz App game
WO2003079154A3 (en) System for improving performance of compression and decompression algorithms in a telecommunication system
CN116403588A (zh) 一种网络分布式坐席系统以及基于系统的音频处理方法

Legal Events

Date Code Title Description
B15K Others concerning applications: alteration of classification

Ipc: H04N 21/438 (2011.01), H04L 1/00 (2006.01), H04L 1

B07A Technical examination (opinion): publication of technical examination (opinion) [chapter 7.1 patent gazette]
B06A Notification to applicant to reply to the report for non-patentability or inadequacy of the application [chapter 6.1 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B11D Dismissal acc. art. 38, par 2 of ipl - failure to pay fee after grant in time