MY137333A - Concatenated equalizer/trellis decoder architecture for an hdtv receiver - Google Patents

Concatenated equalizer/trellis decoder architecture for an hdtv receiver

Info

Publication number
MY137333A
MY137333A MYPI20031427A MY137333A MY 137333 A MY137333 A MY 137333A MY PI20031427 A MYPI20031427 A MY PI20031427A MY 137333 A MY137333 A MY 137333A
Authority
MY
Malaysia
Prior art keywords
equalizer
trellis decoder
trellis
feedback
concatenated
Prior art date
Application number
Inventor
Seo Weon Heo
Jeongsoon Park
Saul Brian Gelfand
Ivonete Markman
Original Assignee
Thomson Licensing Sa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing Sa filed Critical Thomson Licensing Sa
Publication of MY137333A publication Critical patent/MY137333A/en

Links

Landscapes

  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

A CONCATENATED EQUALIZER/TRELLIS DECODING SYSTEM FOR USE IN PROCESSING A HIGH DEFINITION TELEVISION SIGNAL. THE RE-ENCODED TRELLIS DECODER OUTPUT (6), RATHER THAN THE EQUALIZER OUTPUT (19), IS USED AS AN INPUT TO THE FEEDBACK FILTER (8) OF THE DECISION FEEDBACK EQUALIZER (4). HARD OR SOFT DECISION TRELLIS DECODING MAY BE APPLIED. IN ORDER TO ACCOUNT FOR THE LATENCY ASSOCIATED WITH TRELLIS DECODING AND THE PRESENCE OF TWELVE INTERLEAVED DECODERS, FEEDBACK FROM THE TRELLIS DECODER TO THE EQUALIZER IS PERFORMED BY REPLICATING THE TRELLIS DECODER AND EQUALIZER HARDWARE IN A MODULE (1) THAT CAN BE CASCADED IN AS MANY STAGES AS NEEDED TO ACHIEVE THE DESIRED BALANCE BETWEEN COMPLEXITY AND PERFORMANCE. THE PRESENT SYSTEM OFFERS AN IMPROVEMENT OF BETWEEN 0.6 AND 1.9 DECIBELS. CASCADING OF TWO MODULES (1) IS USUALLY SUFFICIENT TO ACHIEVE MOST OF THE POTENTIAL PERFORMANCE IMPROVEMENT.
MYPI20031427 2002-04-16 2003-04-16 Concatenated equalizer/trellis decoder architecture for an hdtv receiver MY137333A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US37300802P 2002-04-16 2002-04-16
US1088803A 2003-04-09 2003-04-09

Publications (1)

Publication Number Publication Date
MY137333A true MY137333A (en) 2009-01-30

Family

ID=45689114

Family Applications (1)

Application Number Title Priority Date Filing Date
MYPI20031427 MY137333A (en) 2002-04-16 2003-04-16 Concatenated equalizer/trellis decoder architecture for an hdtv receiver

Country Status (1)

Country Link
MY (1) MY137333A (en)

Similar Documents

Publication Publication Date Title
WO2003090439A3 (en) Concatenated equalizer/trellis decoder architecture for an hdtv receiver
US6215424B1 (en) System for variable length codeword processing suitable for video and other applications
WO2003034746A3 (en) Improved variable length decoder
EP0801501A3 (en) Viterbi decoder for digital packet signals
WO2005004537A3 (en) Bass management systems
US8935157B2 (en) Audio decoding system and an audio decoding method thereof for compressing and storing decoded audio data in a first time interval and decompressing the stored audio data in a second time interval
WO2005002278A3 (en) Multi-channel sound processing systems
CA2165492A1 (en) Temporally-Pipelined Predictive Encoder/Decoder Circuit and Method
US7548110B2 (en) Power amplifier and method for reducing common noise of power amplifier
TW347636B (en) Motion adaptive video noise reduction system
DE69431065D1 (en) Viterbi pipelinedekoder
CA2379483A1 (en) Optical regenerator for high bit-rate otdm signals
US7961122B1 (en) Multi-bin CABAC bypass bin decoder
WO2004092888A3 (en) Scalable array encoding system and method
MY137333A (en) Concatenated equalizer/trellis decoder architecture for an hdtv receiver
US5987067A (en) Variable encoding rate puncturer
WO2004017232A3 (en) Method and apparatus for translating to a hardware description language from an architecture description language
US8627187B2 (en) Decoding of recursive convolutional codes by means of a decoder for non-recursive convolutional codes
SG133526A1 (en) Decision feedback equalization with composite trellis slicer
Seki et al. Single-chip 10.7 Gb/s FEC CODEC LSI using time-multiplexed RS decoder
Jafarkhani et al. Channel-matched hierarchical table-lookup vector quantization for transmission of video over wireless channels
US20050286554A1 (en) Integrated codec apparatus and method thereof
Novell et al. VLSI implementation of a reversible variable length encoder/decoder
WO2003079154A3 (en) System for improving performance of compression and decompression algorithms in a telecommunication system
EP2271039A3 (en) Process and arrangement for turbo equalization with turbo decoding of signals