BE905612A - Circuit a reseau de portes de recouvrement de memoire a acces selectif. - Google Patents

Circuit a reseau de portes de recouvrement de memoire a acces selectif.

Info

Publication number
BE905612A
BE905612A BE2/61073A BE2061073A BE905612A BE 905612 A BE905612 A BE 905612A BE 2/61073 A BE2/61073 A BE 2/61073A BE 2061073 A BE2061073 A BE 2061073A BE 905612 A BE905612 A BE 905612A
Authority
BE
Belgium
Prior art keywords
access memory
network circuit
selective access
memory
memory covering
Prior art date
Application number
BE2/61073A
Other languages
English (en)
Inventor
Bhadriraju Nataraj
Nataraj Bhadriraju
Original Assignee
Gte Comm Systems Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gte Comm Systems Corp filed Critical Gte Comm Systems Corp
Publication of BE905612A publication Critical patent/BE905612A/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

Ce circuit permet d'étendre la zone d'adressage de mémoire d'un microprocesseur au-delà de sa capacité de mémoire directement adressable. Il utilise les sorties d'état du microprocesseur en vue d'établir une séparation entre les accès à la mémoire pour des instructions codées de programmation et les accès pour d'autres données. Ce système de séparation attribue différents blocs de la mémoire aux instructions codées de programmation et aux données.
BE2/61073A 1985-10-18 1986-10-17 Circuit a reseau de portes de recouvrement de memoire a acces selectif. BE905612A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/789,213 US4698749A (en) 1985-10-18 1985-10-18 RAM memory overlay gate array circuit

Publications (1)

Publication Number Publication Date
BE905612A true BE905612A (fr) 1987-02-16

Family

ID=25146929

Family Applications (1)

Application Number Title Priority Date Filing Date
BE2/61073A BE905612A (fr) 1985-10-18 1986-10-17 Circuit a reseau de portes de recouvrement de memoire a acces selectif.

Country Status (4)

Country Link
US (1) US4698749A (fr)
BE (1) BE905612A (fr)
CA (1) CA1273124A (fr)
IT (1) IT1205314B (fr)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5276812A (en) * 1987-01-29 1994-01-04 Kabushiki Kaisha Toshiba Address multiplexing apparatus
US4903197A (en) * 1987-02-27 1990-02-20 Bull Hn Information Systems Inc. Memory bank selection arrangement generating first bits identifying a bank of memory and second bits addressing identified bank
JPS63282870A (ja) * 1987-05-14 1988-11-18 Minolta Camera Co Ltd メモリユニットのアドレス指定方式
JPH03196245A (ja) * 1989-11-09 1991-08-27 Internatl Business Mach Corp <Ibm> データ処理装置およびコンピュータ装置
US5255382A (en) * 1990-09-24 1993-10-19 Pawloski Martin B Program memory expander for 8051-based microcontrolled system
US6223264B1 (en) 1991-10-24 2001-04-24 Texas Instruments Incorporated Synchronous dynamic random access memory and data processing system using an address select signal
JPH1083698A (ja) * 1996-09-05 1998-03-31 Mitsubishi Electric Corp 半導体集積回路装置
US7475186B2 (en) * 2003-10-31 2009-01-06 Superspeed Software System and method for persistent RAM disk
DE102004003323A1 (de) * 2004-01-22 2005-08-18 Infineon Technologies Ag Halbleiterspeichervorrichtung und Schaltungsanordnung
US9785687B2 (en) 2013-06-06 2017-10-10 Oracle International Corporation System and method for transparent multi key-value weighted attributed connection using uni-tag connection pools
US9720970B2 (en) * 2013-06-06 2017-08-01 Oracle International Corporation Efficient storage and retrieval of fragmented data using pseudo linear dynamic byte array
US9747341B2 (en) 2013-06-06 2017-08-29 Oracle International Corporation System and method for providing a shareable global cache for use with a database environment
US10776378B2 (en) 2014-07-09 2020-09-15 Oracle Interntional Corporation System and method for use of immutable accessors with dynamic byte arrays
US9880938B2 (en) 2014-09-26 2018-01-30 Oracle International Corporation System and method for compacting pseudo linear byte array

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4126893A (en) * 1977-02-17 1978-11-21 Xerox Corporation Interrupt request controller for data processing system
US4080651A (en) * 1977-02-17 1978-03-21 Xerox Corporation Memory control processor
US4158227A (en) * 1977-10-12 1979-06-12 Bunker Ramo Corporation Paged memory mapping with elimination of recurrent decoding
US4340932A (en) * 1978-05-17 1982-07-20 Harris Corporation Dual mapping memory expansion unit
US4393443A (en) * 1980-05-20 1983-07-12 Tektronix, Inc. Memory mapping system
US4410941A (en) * 1980-12-29 1983-10-18 Wang Laboratories, Inc. Computer having an indexed local ram to store previously translated virtual addresses
US4473877A (en) * 1981-04-16 1984-09-25 Tulk Ronald K Parasitic memory expansion for computers

Also Published As

Publication number Publication date
CA1273124A (fr) 1990-08-21
IT8621919A0 (it) 1986-10-07
IT1205314B (it) 1989-03-15
US4698749A (en) 1987-10-06

Similar Documents

Publication Publication Date Title
BE905612A (fr) Circuit a reseau de portes de recouvrement de memoire a acces selectif.
FR2373830A1 (fr) Systeme d&#39;adressage associatif par page et dispositif de memoire hierarchique a deux niveaux en portant application
FR2565728B1 (fr) Systeme de detection d&#39;obliquite pour lecture optique de donnees
SE8104759L (sv) Sett och apparat for registrering av digitaliserad information pa ett registreringsmedium
DE3688339T2 (de) Geraet zum ermitteln von daten unebener flaechen.
FR2627315B1 (fr) Procede de preconditionnement, effacement et/ou programmation d&#39;un composant de memoire eeprom
DE3587461D1 (de) Schaltung zum modifizieren von daten in einem anzeigespeicher.
FR2047949B1 (fr)
KR840001734A (ko) 패턴 식별 장치 및 방법
DE3481459D1 (de) Vorrichtung zur wiedergabe von signaldaten.
FR2558602B1 (fr) Procede d&#39;obtention et de traitement informatique de donnees sismiques relevees aupres d&#39;un puits d&#39;exploration
ATE8950T1 (de) Vorrichtung zum nachweis von ungleichmaessigkeiten in der zeitkodeadresse kennzeichnend aufgezeichnete informationssignale.
FR2600809B1 (fr) Dispositif de detection du fonctionnement du systeme de lecture d&#39;une cellule-memoire eprom ou eeprom
DE3852675D1 (de) Steuerungssystem zum Lesen von Mikrocode.
FR2554952B1 (fr) Procede et systeme d&#39;adressage pour memoire dynamique
FR2611972B1 (fr) Procede d&#39;adressage d&#39;elements redondants d&#39;une memoire integree et dispositif permettant de mettre en oeuvre le procede
BR8203037A (pt) Sistema para classificacao de dados provenientes de prospeccoes sismicas maritimas
DE3685191D1 (de) Systeme zur nichtfluechtigen speicherung von daten und frankiermaschinensysteme.
DE68921595T2 (de) Aufzeichnungs-/Wiedergabevorrichtung von Videosignalen.
FR2554259B1 (fr) Procede de changement dynamique de la formation d&#39;adresses dans une memoire de systeme de l&#39;information
FR2584223B1 (fr) Memoire optique a suivi de piste echantillonne pour support d&#39;information pregrave.
ATE24977T1 (de) Mikrorechnersystem zum raschen auffinden von kennzeichenbloecken.
DE68924115D1 (de) Aufzeichnungs- und/oder Wiedergabeeinrichtung von Informationssignalen.
NO903855L (no) Bestemmelse av intervallhastighet ut fra seismiske postmigrerte data.
DE3883582D1 (de) Aufzeichnung und/oder Wiedergabe von Datensignalen.

Legal Events

Date Code Title Description
RE Patent lapsed

Owner name: GTE COMMUNICATION SYSTEMS CORP.

Effective date: 19901031