AU2003209576A1 - Implementation of wide multiplexers in reconfigurable logic - Google Patents
Implementation of wide multiplexers in reconfigurable logicInfo
- Publication number
- AU2003209576A1 AU2003209576A1 AU2003209576A AU2003209576A AU2003209576A1 AU 2003209576 A1 AU2003209576 A1 AU 2003209576A1 AU 2003209576 A AU2003209576 A AU 2003209576A AU 2003209576 A AU2003209576 A AU 2003209576A AU 2003209576 A1 AU2003209576 A1 AU 2003209576A1
- Authority
- AU
- Australia
- Prior art keywords
- signals
- output
- implementation
- reconfigurable logic
- look
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000007781 pre-processing Methods 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/1733—Controllable logic circuits
- H03K19/1737—Controllable logic circuits using multiplexers
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP02076049.2 | 2002-03-18 | ||
| EP02076049 | 2002-03-18 | ||
| PCT/IB2003/000967 WO2003079550A2 (en) | 2002-03-18 | 2003-03-17 | Implementation of wide multiplexers in reconfigurable logic |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| AU2003209576A1 true AU2003209576A1 (en) | 2003-09-29 |
Family
ID=27838094
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AU2003209576A Abandoned AU2003209576A1 (en) | 2002-03-18 | 2003-03-17 | Implementation of wide multiplexers in reconfigurable logic |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US8082284B2 (https=) |
| EP (1) | EP1488523B1 (https=) |
| JP (1) | JP4260026B2 (https=) |
| CN (1) | CN1295879C (https=) |
| AT (1) | ATE458310T1 (https=) |
| AU (1) | AU2003209576A1 (https=) |
| DE (1) | DE60331296D1 (https=) |
| WO (1) | WO2003079550A2 (https=) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102004045527B4 (de) | 2003-10-08 | 2009-12-03 | Siemens Ag | Konfigurierbare Logikschaltungsanordnung |
| CN102147720B (zh) * | 2011-03-18 | 2014-04-09 | 深圳市国微电子有限公司 | 用查找表实现多输入逻辑项之间的运算的装置及方法 |
| US9450585B2 (en) * | 2011-04-20 | 2016-09-20 | Microchip Technology Incorporated | Selecting four signals from sixteen inputs |
| US9425800B2 (en) * | 2013-04-02 | 2016-08-23 | Taiyo Yuden Co., Ltd. | Reconfigurable logic device |
| US9954533B2 (en) * | 2014-12-16 | 2018-04-24 | Samsung Electronics Co., Ltd. | DRAM-based reconfigurable logic |
| JP6653126B2 (ja) * | 2015-04-28 | 2020-02-26 | 太陽誘電株式会社 | 再構成可能な半導体装置 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5225719A (en) * | 1985-03-29 | 1993-07-06 | Advanced Micro Devices, Inc. | Family of multiple segmented programmable logic blocks interconnected by a high speed centralized switch matrix |
| US5233539A (en) * | 1989-08-15 | 1993-08-03 | Advanced Micro Devices, Inc. | Programmable gate array with improved interconnect structure, input/output structure and configurable logic block |
| US5498975A (en) * | 1992-11-19 | 1996-03-12 | Altera Corporation | Implementation of redundancy on a programmable logic device |
| JP3127654B2 (ja) * | 1993-03-12 | 2001-01-29 | 株式会社デンソー | 乗除算器 |
| JPH06276086A (ja) * | 1993-03-18 | 1994-09-30 | Fuji Xerox Co Ltd | フィールドプログラマブルゲートアレイ |
| US5426379A (en) * | 1994-07-29 | 1995-06-20 | Xilinx, Inc. | Field programmable gate array with built-in bitstream data expansion |
| US5442306A (en) | 1994-09-09 | 1995-08-15 | At&T Corp. | Field programmable gate array using look-up tables, multiplexers and decoders |
| JPH09181598A (ja) | 1995-12-18 | 1997-07-11 | At & T Corp | フィールドプログラマブルゲートアレイ |
| US6154049A (en) * | 1998-03-27 | 2000-11-28 | Xilinx, Inc. | Multiplier fabric for use in field programmable gate arrays |
| DE69834942T2 (de) * | 1997-12-17 | 2007-06-06 | Panasonic Europe Ltd., Uxbridge | Vorrichtung zum Multiplizieren |
| GB9727414D0 (en) * | 1997-12-29 | 1998-02-25 | Imperial College | Logic circuit |
| JP3123977B2 (ja) * | 1998-06-04 | 2001-01-15 | 日本電気株式会社 | プログラマブル機能ブロック |
| US6118300A (en) | 1998-11-24 | 2000-09-12 | Xilinx, Inc. | Method for implementing large multiplexers with FPGA lookup tables |
| JP3269526B2 (ja) | 1999-02-09 | 2002-03-25 | 日本電気株式会社 | プログラマブルロジックlsi |
| US6556042B1 (en) * | 2002-02-20 | 2003-04-29 | Xilinx, Inc. | FPGA with improved structure for implementing large multiplexers |
| US6816562B2 (en) * | 2003-01-07 | 2004-11-09 | Mathstar, Inc. | Silicon object array with unidirectional segmented bus architecture |
-
2003
- 2003-03-17 AU AU2003209576A patent/AU2003209576A1/en not_active Abandoned
- 2003-03-17 JP JP2003577426A patent/JP4260026B2/ja not_active Expired - Fee Related
- 2003-03-17 AT AT03744472T patent/ATE458310T1/de not_active IP Right Cessation
- 2003-03-17 CN CNB038061848A patent/CN1295879C/zh not_active Expired - Fee Related
- 2003-03-17 US US10/507,807 patent/US8082284B2/en not_active Expired - Fee Related
- 2003-03-17 EP EP03744472A patent/EP1488523B1/en not_active Expired - Lifetime
- 2003-03-17 DE DE60331296T patent/DE60331296D1/de not_active Expired - Lifetime
- 2003-03-17 WO PCT/IB2003/000967 patent/WO2003079550A2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| CN1643793A (zh) | 2005-07-20 |
| WO2003079550A2 (en) | 2003-09-25 |
| EP1488523A2 (en) | 2004-12-22 |
| US8082284B2 (en) | 2011-12-20 |
| WO2003079550A3 (en) | 2004-03-04 |
| DE60331296D1 (de) | 2010-04-01 |
| CN1295879C (zh) | 2007-01-17 |
| JP2005521288A (ja) | 2005-07-14 |
| EP1488523B1 (en) | 2010-02-17 |
| ATE458310T1 (de) | 2010-03-15 |
| US20050232297A1 (en) | 2005-10-20 |
| JP4260026B2 (ja) | 2009-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200618476A (en) | Flip flop circuit & same with scan function | |
| WO2002079990A3 (en) | Apparatus and methods for fault-tolerant computing using a switching fabric | |
| TW200625239A (en) | Methods and systems to control electronic display brightness | |
| EP1284587A3 (en) | Low-power reconfigurable hearing instrument | |
| AU2003240534A1 (en) | Memory buffer arrangement | |
| DE602004022766D1 (en) | Bass-management-systeme | |
| AU2001242455A1 (en) | Safety switching device module arrangement | |
| DE602005016931D1 (de) | Tonkanalkonvertierung | |
| EP1585367A3 (en) | Intelligent hearing aid | |
| AU2002238325A1 (en) | Data processing apparatus and system and method for controlling memory access | |
| CA2371663A1 (en) | Vehicle driving simulator | |
| WO2005002278A3 (en) | Multi-channel sound processing systems | |
| GB2446318A (en) | Polarity driven dynamic on-die termination | |
| MX9504679A (es) | Metodo y aparato para conmutar, multidifundir, multiplexar y desmultiplexar una celda de modo de transferencia asincrona. | |
| TW200504592A (en) | Reconfigurable apparatus with high hardware efficiency | |
| AU2003245906A1 (en) | Loosely-biased heterogeneous reconfigurable arrays | |
| WO2004075403A3 (en) | Electronic circuit with array of programmable logic cells | |
| TW200738059A (en) | Ambience control | |
| AU2003209576A1 (en) | Implementation of wide multiplexers in reconfigurable logic | |
| GB0126822D0 (en) | Optical crossbar switch | |
| TW200702969A (en) | Single pin for multiple functional control purposes | |
| TW200629197A (en) | Level shifter and display device including the same | |
| FR2857524B1 (fr) | Dispositif d'amplification pour satellite | |
| DE60223415D1 (de) | Umschaltbarer kombinierer und integrierte kombiniervorrichtung zu seiner verwendung | |
| WO2005011160A3 (en) | Control of power compsumption in satellite positioning systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK6 | Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase |