AU2001286711A1 - Micromachined silicon block vias for transferring electrical signals to the backside of a silicon wafer - Google Patents

Micromachined silicon block vias for transferring electrical signals to the backside of a silicon wafer

Info

Publication number
AU2001286711A1
AU2001286711A1 AU2001286711A AU8671101A AU2001286711A1 AU 2001286711 A1 AU2001286711 A1 AU 2001286711A1 AU 2001286711 A AU2001286711 A AU 2001286711A AU 8671101 A AU8671101 A AU 8671101A AU 2001286711 A1 AU2001286711 A1 AU 2001286711A1
Authority
AU
Australia
Prior art keywords
backside
electrical signals
transferring electrical
silicon
micromachined
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001286711A
Inventor
Harald S. Gross
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Applied Materials Inc
Original Assignee
Applied Materials Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Applied Materials Inc filed Critical Applied Materials Inc
Publication of AU2001286711A1 publication Critical patent/AU2001286711A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Micromachines (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
AU2001286711A 2000-09-13 2001-08-23 Micromachined silicon block vias for transferring electrical signals to the backside of a silicon wafer Abandoned AU2001286711A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US66064500A 2000-09-13 2000-09-13
US09/660,645 2000-09-13
PCT/US2001/026447 WO2002023630A2 (en) 2000-09-13 2001-08-23 Micromachined silicon block vias for transferring electrical signals to the backside of a silicon wafer

Publications (1)

Publication Number Publication Date
AU2001286711A1 true AU2001286711A1 (en) 2002-03-26

Family

ID=24650373

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001286711A Abandoned AU2001286711A1 (en) 2000-09-13 2001-08-23 Micromachined silicon block vias for transferring electrical signals to the backside of a silicon wafer

Country Status (2)

Country Link
AU (1) AU2001286711A1 (en)
WO (1) WO2002023630A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI119307B (en) 2005-06-17 2008-09-30 Vti Technologies Oy Method for manufacturing a micromechanical motion sensor and a micromechanical motion sensor
EP1927000B1 (en) * 2005-09-20 2016-09-14 BAE Systems PLC Sensor device with backside contacts

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4978639A (en) * 1989-01-10 1990-12-18 Avantek, Inc. Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips
US5292686A (en) * 1991-08-21 1994-03-08 Triquint Semiconductor, Inc. Method of forming substrate vias in a GaAs wafer
US5952725A (en) * 1996-02-20 1999-09-14 Micron Technology, Inc. Stacked semiconductor devices
EP0974817A4 (en) * 1997-04-03 2006-09-13 Yamatake Corp Circuit board and detector, and method for manufacturing the same
DE19856573C1 (en) * 1998-12-08 2000-05-18 Fraunhofer Ges Forschung Vertical integration of active circuit planes involves connecting two substrates so connection surfaces are electrically connected, reducing second substrate, freeing external connection surfaces
DE60035179T2 (en) * 2000-04-28 2008-02-21 Stmicroelectronics S.R.L., Agrate Brianza A structure for electrically connecting a first and a second semiconductor material lying above, using this composite electrical connection and their preparation

Also Published As

Publication number Publication date
WO2002023630A2 (en) 2002-03-21
WO2002023630A3 (en) 2003-03-20

Similar Documents

Publication Publication Date Title
AU2629901A (en) Grain growth of electrical interconnection for microelectromechanical systems (mems)
AU2001278912A1 (en) Silicon wafer probe station using backside imaging
AU2637801A (en) Methods of forming semiconductor structures
GB2381378B (en) Formation of silicon on insulator (SOI) devices as add-on modules for system on a chip processing
AU2002232418A1 (en) Semiconductor compliant substrate having a graded monocrystalline layer
AU7477900A (en) Semiconductor processing equipment having tiled ceramic liner
SG129303A1 (en) Method of fabricating mems devices on a silicon wafer
AU2001288042A1 (en) High speed silicon etching method
AU2724400A (en) Attaching a semiconductor to a substrate
AU2001242510A1 (en) Etching pastes for inorganic surfaces
AU3328300A (en) Nitride semiconductor device
AU2002222970A1 (en) Group iii nitride compound semiconductor device
AU2002220832A1 (en) Improvements to disconnect devices
SG67561A1 (en) Etching of silicon nitride
AU2002227030A1 (en) Pyroelectric device on a monocrystalline semiconductor substrate
AU2002247310A1 (en) Formation of a frontside contact on silicon-on-insulator substrate
AU6391699A (en) Low temperature formation of backside ohmic contacts for vertical devices
AU2001264279A1 (en) Semiconductor manufacturing apparatus detecting a state of connection between controllers
WO2003095357A3 (en) On-wafer packaging for rf-mems
SG114463A1 (en) Multiple-step plasma etching process for silicon nitride
AU2002232866A1 (en) Thin silicon micromachined structures
AU2002246565A1 (en) Process for etching buried cavities within silicon wafers
AU2001286711A1 (en) Micromachined silicon block vias for transferring electrical signals to the backside of a silicon wafer
AU7881400A (en) Assembly process for delicate silicon structures
AU2001255693A1 (en) Improved structure for a semiconductor device