ATE534998T1 - Verfahren und system zur bereitstellung von nahtloser selbstaktualisierung für gezielte bankaktualisierung bei flüchtigen speichern - Google Patents

Verfahren und system zur bereitstellung von nahtloser selbstaktualisierung für gezielte bankaktualisierung bei flüchtigen speichern

Info

Publication number
ATE534998T1
ATE534998T1 AT05760239T AT05760239T ATE534998T1 AT E534998 T1 ATE534998 T1 AT E534998T1 AT 05760239 T AT05760239 T AT 05760239T AT 05760239 T AT05760239 T AT 05760239T AT E534998 T1 ATE534998 T1 AT E534998T1
Authority
AT
Austria
Prior art keywords
volatile memory
self
refresh mode
update
memory
Prior art date
Application number
AT05760239T
Other languages
German (de)
English (en)
Inventor
Perry Willmann Remaklus Jr
Robert Michael Walker
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ATE534998T1 publication Critical patent/ATE534998T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40611—External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406—Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40618—Refresh operations over multiple banks or interleaving
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408—Address circuits
    • G11C11/4082—Address Buffers; level conversion circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
AT05760239T 2004-05-27 2005-05-26 Verfahren und system zur bereitstellung von nahtloser selbstaktualisierung für gezielte bankaktualisierung bei flüchtigen speichern ATE534998T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US57533504P 2004-05-27 2004-05-27
US10/982,277 US7088633B2 (en) 2004-05-27 2004-11-05 Method and system for providing seamless self-refresh for directed bank refresh in volatile memories
PCT/US2005/018917 WO2005119692A1 (en) 2004-05-27 2005-05-26 Method and system for providing seamless self-refresh for directed bank refresh in volatile memories

Publications (1)

Publication Number Publication Date
ATE534998T1 true ATE534998T1 (de) 2011-12-15

Family

ID=34972468

Family Applications (1)

Application Number Title Priority Date Filing Date
AT05760239T ATE534998T1 (de) 2004-05-27 2005-05-26 Verfahren und system zur bereitstellung von nahtloser selbstaktualisierung für gezielte bankaktualisierung bei flüchtigen speichern

Country Status (9)

Country Link
US (1) US7088633B2 (OSRAM)
EP (1) EP1751769B1 (OSRAM)
JP (2) JP2008500680A (OSRAM)
KR (1) KR100843529B1 (OSRAM)
CN (1) CN1977340B (OSRAM)
AT (1) ATE534998T1 (OSRAM)
IL (1) IL179460A0 (OSRAM)
MX (1) MXPA06013788A (OSRAM)
WO (1) WO2005119692A1 (OSRAM)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7184350B2 (en) * 2004-05-27 2007-02-27 Qualcomm Incorporated Method and system for providing independent bank refresh for volatile memories
US7079440B2 (en) * 2004-05-27 2006-07-18 Qualcomm Incorporated Method and system for providing directed bank refresh for volatile memories
US7953921B2 (en) * 2004-12-28 2011-05-31 Qualcomm Incorporated Directed auto-refresh synchronization
KR100665901B1 (ko) * 2005-03-31 2007-01-11 주식회사 하이닉스반도체 반도체 기억 소자의 개별 뱅크 리프레쉬 회로 및 방법
KR100838375B1 (ko) * 2006-04-28 2008-06-13 주식회사 하이닉스반도체 반도체 메모리 장치
JP4813264B2 (ja) * 2006-06-14 2011-11-09 株式会社日立製作所 ストレージシステム
KR100748460B1 (ko) * 2006-08-16 2007-08-13 주식회사 하이닉스반도체 반도체 메모리 및 그 제어방법
KR100802074B1 (ko) 2006-09-08 2008-02-12 주식회사 하이닉스반도체 리프레쉬명령 생성회로를 포함하는 메모리장치 및리프레쉬명령 생성방법.
US7922509B2 (en) * 2007-06-15 2011-04-12 Tyco Electronics Corporation Surface mount electrical connector having insulated pin
US7590021B2 (en) * 2007-07-26 2009-09-15 Qualcomm Incorporated System and method to reduce dynamic RAM power consumption via the use of valid data indicators
US7990795B2 (en) * 2009-02-19 2011-08-02 Freescale Semiconductor, Inc. Dynamic random access memory (DRAM) refresh
US20120030420A1 (en) * 2009-04-22 2012-02-02 Rambus Inc. Protocol for refresh between a memory controller and a memory device
US8310893B2 (en) * 2009-12-16 2012-11-13 Micron Technology, Inc. Techniques for reducing impact of array disturbs in a semiconductor memory device
US9053812B2 (en) 2010-09-24 2015-06-09 Intel Corporation Fast exit from DRAM self-refresh
US9292426B2 (en) * 2010-09-24 2016-03-22 Intel Corporation Fast exit from DRAM self-refresh
KR101796116B1 (ko) 2010-10-20 2017-11-10 삼성전자 주식회사 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법
KR20150015560A (ko) * 2013-07-30 2015-02-11 에스케이하이닉스 주식회사 반도체장치를 포함하는 반도체시스템
JP2015076110A (ja) * 2013-10-08 2015-04-20 マイクロン テクノロジー， インク． 半導体装置及びこれを備えるデータ処理システム
KR102163983B1 (ko) * 2013-11-07 2020-10-12 에스케이하이닉스 주식회사 반도체 메모리 장치
KR20160023274A (ko) * 2014-08-22 2016-03-03 에스케이하이닉스 주식회사 메모리 장치 및 이를 포함하는 메모리 시스템
US10331526B2 (en) * 2015-07-31 2019-06-25 Qualcomm Incorporated Systems, methods, and apparatus for frequency reset of a memory
US9875785B2 (en) 2015-10-01 2018-01-23 Qualcomm Incorporated Refresh timer synchronization between memory controller and memory
US11079945B2 (en) * 2018-09-20 2021-08-03 Ati Technologies Ulc Dynamic configuration of memory timing parameters

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4687107A (en) * 1985-05-02 1987-08-18 Pennwalt Corporation Apparatus for sizing and sorting articles
JPH1166843A (ja) * 1997-08-08 1999-03-09 Mitsubishi Electric Corp 半導体記憶装置
WO1999046775A2 (en) * 1998-03-10 1999-09-16 Rambus, Inc. Performing concurrent refresh and current control operations in a memory subsystem
JP2001332083A (ja) * 2000-05-18 2001-11-30 Nec Corp 半導体記憶装置およびそのアドレス制御方法
US6665224B1 (en) 2002-05-22 2003-12-16 Infineon Technologies Ag Partial refresh for synchronous dynamic random access memory (SDRAM) circuits
US7236416B2 (en) * 2004-05-21 2007-06-26 Qualcomm Incorporated Method and system for controlling refresh in volatile memories
US7079440B2 (en) * 2004-05-27 2006-07-18 Qualcomm Incorporated Method and system for providing directed bank refresh for volatile memories
US7184350B2 (en) * 2004-05-27 2007-02-27 Qualcomm Incorporated Method and system for providing independent bank refresh for volatile memories

Also Published As

Publication number Publication date
KR100843529B1 (ko) 2008-07-03
JP2012014824A (ja) 2012-01-19
CN1977340A (zh) 2007-06-06
CN1977340B (zh) 2012-05-09
JP2008500680A (ja) 2008-01-10
MXPA06013788A (es) 2007-03-01
EP1751769B1 (en) 2011-11-23
US20050265103A1 (en) 2005-12-01
IL179460A0 (en) 2007-05-15
KR20070027630A (ko) 2007-03-09
US7088633B2 (en) 2006-08-08
EP1751769A1 (en) 2007-02-14
WO2005119692A1 (en) 2005-12-15

Similar Documents

Publication Publication Date Title
IL179460A0 (en) Method and system for providing seamless self-refresh for directed bank refresh in volatile memories
ATE525725T1 (de) Verfahren und system zur bereitstellung eines gezielten bankauffrischens für flüchtige speicher
TW200615954A (en) Method of refreshing a memory device utilizing pasr and piled refresh schemes
TW200620288A (en) Method and system for controlling refresh in volatile memories
DE602005027898D1 (de) System und verfahren zur verringerung des stromverbrauchs während erweiterter auffrischperioden von dynamischen direktzugriffsspeicherbausteinen
TW200632939A (en) Directed auto-refresh synchronization
DE60016387D1 (de) Intravesikaler ballon
WO2005101926A3 (en) Apparatus, system, and method for high flux, compact compton x-ray source
PT1355889E (pt) Derivados diamina triazole substituidos como inibidores de cinase
IL183416A0 (en) Method and system for minimizing impact of refresh operation on volatile memory performance
TW200703336A (en) DRAM and method for partially refreshing memory cell array
WO2006019624A3 (en) Method and system for controlling refresh to avoid memory cell data losses
DE602007014186D1 (de) Triazin-11-beta-hydroxysteroid-dehydrogenase-artige hemmer
MY151714A (en) Methods for determining block averages for film grain simulation
MX2010000954A (es) Sistema y metodo para reducir el consumo de potencia ram dinamica mediante el uso de indicadores de datos validos.
DE60310676D1 (de) System und verfahren zum identifizieren eines drahtlosen versorgungsknotens für eine mobileinheit
GB2447155A (en) Mechanism for self refresh during C0
ATE511188T1 (de) Vorrichtung und verfahren zum reparieren eines halbleiterspeichers
DE502005005566D1 (de) Energiespeicher, wärmetauscheranordnung für einen energiespeicher, energiespeichersystem sowie verfahren dazu
ATE523882T1 (de) Sram-speicherzelle auf basis von doppelgate- transistoren mit mittel zur erweiterung eines schreibbereichs
PT1140898E (pt) Derivados de amida e de ureia como inibidores do 5-ht-reuptake e como 5ht1b/1d-ligandos
ATE404998T1 (de) Verfahren zum strukturierten aufbringen von molekülen auf eine leiterbahn sowie molekulare speichermatrix
TW200518095A (en) Dynamic random access memory with smart refresh scheduler
EP4601223A4 (en) CLOCK SYNCHRONIZATION METHOD AND APPARATUS, SYSTEM, DEVICE AND STORAGE MECHANISM
DE59907195D1 (de) Verfahren zur behandlung von erkrankungen oder störungen des innenohrs