ATE529802T1 - Datenverarbeitungsvorrichtung - Google Patents

Datenverarbeitungsvorrichtung

Info

Publication number
ATE529802T1
ATE529802T1 AT00301294T AT00301294T ATE529802T1 AT E529802 T1 ATE529802 T1 AT E529802T1 AT 00301294 T AT00301294 T AT 00301294T AT 00301294 T AT00301294 T AT 00301294T AT E529802 T1 ATE529802 T1 AT E529802T1
Authority
AT
Austria
Prior art keywords
functional unit
register
unit group
operand
instruction
Prior art date
Application number
AT00301294T
Other languages
English (en)
Inventor
Richard Simpson
Iain Robertson
John Keay
Keith Balmer
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of ATE529802T1 publication Critical patent/ATE529802T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355—Indexed addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3826—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage
    • G06F9/3828—Bypassing or forwarding of data results, e.g. locally between pipeline stages or within a pipeline stage with global bypass, e.g. between pipelines, between clusters
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G06F9/3891—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Advance Control (AREA)
  • Communication Control (AREA)
AT00301294T 2000-02-09 2000-02-09 Datenverarbeitungsvorrichtung ATE529802T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP00301294A EP1124181B8 (de) 2000-02-09 2000-02-09 Datenverarbeitungsvorrichtung

Publications (1)

Publication Number Publication Date
ATE529802T1 true ATE529802T1 (de) 2011-11-15

Family

ID=33547575

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00301294T ATE529802T1 (de) 2000-02-09 2000-02-09 Datenverarbeitungsvorrichtung

Country Status (3)

Country Link
US (1) US6839831B2 (de)
EP (1) EP1124181B8 (de)
AT (1) ATE529802T1 (de)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10206830B4 (de) * 2002-02-18 2004-10-14 Systemonic Ag Verfahren und Anordnung zur Zusammenführung von Daten aus parallelen Datenpfaden
JP3799041B2 (ja) * 2002-03-28 2006-07-19 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Ｖｌｉｗプロセッサ
US8284844B2 (en) 2002-04-01 2012-10-09 Broadcom Corporation Video decoding system supporting multiple standards
CN1295597C (zh) * 2002-04-18 2007-01-17 皇家飞利浦电子股份有限公司 多发布处理器
EP1387249B1 (de) * 2002-07-31 2019-03-13 Texas Instruments Incorporated RISC Prozessor mit Stapel- und Registerarchitektur
JP2006522398A (ja) * 2003-03-19 2006-09-28 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ パイプライン型命令プロセッサにおけるバイパスの使用
US7454532B1 (en) * 2003-04-08 2008-11-18 Telairity Semiconductor, Inc. Stream data interface for processing system
TWI246023B (en) * 2003-11-26 2005-12-21 Admtek Inc Very long instruction word architecture
US20050204118A1 (en) * 2004-02-27 2005-09-15 National Chiao Tung University Method for inter-cluster communication that employs register permutation
US7774582B2 (en) * 2005-05-26 2010-08-10 Arm Limited Result bypassing to override a data hazard within a superscalar processor
WO2007069000A1 (en) * 2005-12-16 2007-06-21 Freescale Semiconductor, Inc. Device and method for processing instructions
US7613905B2 (en) * 2006-04-06 2009-11-03 Texas Instruments Incorporated Partial register forwarding for CPUs with unequal delay functional units
EP2095226A1 (de) * 2006-12-11 2009-09-02 Nxp B.V. Virtuelle funktionseinheiten für vliw-prozessoren
US8271569B2 (en) * 2008-06-17 2012-09-18 Freescale Semiconductor, Inc. Techniques for performing discrete fourier transforms on radix-2 platforms
EP2718859A1 (de) * 2011-06-08 2014-04-16 Hyperion Core, Inc. Codeoptimierung auf tool- und hardwareebene sowie entsprechende hardwaremodifikation
US8791728B2 (en) 2011-10-18 2014-07-29 International Business Machines Corporation High frequency CMOS programmable divider with large divide ratio
US8525561B2 (en) 2011-10-18 2013-09-03 International Business Machines Corporation Phase lock loop having high frequency CMOS programmable divider with large divide ratio
US20140089645A1 (en) * 2012-09-27 2014-03-27 Texas Instruments Incorporated Processor with execution unit interoperation
US9286068B2 (en) 2012-10-31 2016-03-15 International Business Machines Corporation Efficient usage of a multi-level register file utilizing a register file bypass
US10275251B2 (en) 2012-10-31 2019-04-30 International Business Machines Corporation Processor for avoiding reduced performance using instruction metadata to determine not to maintain a mapping of a logical register to a physical register in a first level register file
US10083035B2 (en) 2013-07-15 2018-09-25 Texas Instruments Incorporated Dual data streams sharing dual level two cache access ports to maximize bandwidth utilization
US9965278B1 (en) * 2016-12-20 2018-05-08 Texas Instruments Incorporated Streaming engine with compressed encoding for loop circular buffer sizes
US10318433B2 (en) * 2016-12-20 2019-06-11 Texas Instruments Incorporated Streaming engine with multi dimensional circular addressing selectable at each dimension
US10664287B2 (en) * 2018-03-30 2020-05-26 Intel Corporation Systems and methods for implementing chained tile operations
CN110825439B (zh) * 2018-08-10 2021-03-09 北京百度网讯科技有限公司 信息处理方法和处理器
US11132198B2 (en) * 2019-08-29 2021-09-28 International Business Machines Corporation Instruction handling for accumulation of register results in a microprocessor
US12112163B2 (en) * 2021-12-03 2024-10-08 Taiwan Semiconductor Manufacturing Company, Ltd. Memory interface

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU553416B2 (en) * 1984-02-24 1986-07-17 Fujitsu Limited Pipeline processing
US5313551A (en) 1988-12-28 1994-05-17 North American Philips Corporation Multiport memory bypass under software control
US5123108A (en) * 1989-09-11 1992-06-16 Wang Laboratories, Inc. Improved cpu pipeline having register file bypass and working register bypass on update/access address compare
JP2693651B2 (ja) * 1991-04-30 1997-12-24 株式会社東芝 並列プロセッサー
JP2539974B2 (ja) 1991-11-20 1996-10-02 富士通株式会社 情報処理装置におけるレジスタの読出制御方式
US5619668A (en) * 1992-08-10 1997-04-08 Intel Corporation Apparatus for register bypassing in a microprocessor
US5826069A (en) * 1993-09-27 1998-10-20 Intel Corporation Having write merge and data override capability for a superscalar processing device
US6167503A (en) 1995-10-06 2000-12-26 Compaq Computer Corporation Register and instruction controller for superscalar processor
US5764943A (en) 1995-12-28 1998-06-09 Intel Corporation Data path circuitry for processor having multiple instruction pipelines
JP3745450B2 (ja) 1996-05-13 2006-02-15 株式会社ルネサステクノロジ 並列処理プロセッサ
US6170051B1 (en) * 1997-08-01 2001-01-02 Micron Technology, Inc. Apparatus and method for program level parallelism in a VLIW processor
US5970241A (en) * 1997-11-19 1999-10-19 Texas Instruments Incorporated Maintaining synchronism between a processor pipeline and subsystem pipelines during debugging of a data processing system
US6382846B1 (en) * 1998-01-09 2002-05-07 Industial Technology Research Institute Intermediate instruction execution processor which resolves symbolic references without modifying intermediate instruction code
US6266766B1 (en) * 1998-04-03 2001-07-24 Intel Corporation Method and apparatus for increasing throughput when accessing registers by using multi-bit scoreboarding with a bypass control unit

Also Published As

Publication number Publication date
EP1124181B8 (de) 2012-03-21
US6839831B2 (en) 2005-01-04
US20020108026A1 (en) 2002-08-08
EP1124181B1 (de) 2011-10-19
EP1124181A1 (de) 2001-08-16

Similar Documents

Publication Publication Date Title
ATE529802T1 (de) Datenverarbeitungsvorrichtung
CN109144568B (zh) 将有效位通道作为矢量断言暴露于cpu
US9442872B2 (en) Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA controller
US10963247B2 (en) Vector floating-point classification
JPH05233281A (ja) 電子計算機
KR890015143A (ko) 다이렉트 메모리 액세스 제어장치
ATE466330T1 (de) Daten-prozessor
EP1050810A1 (de) Rechnersystem mit mehreren funktionellen Einheiten
JPS6393070A (ja) ベクトルデ−タ処理装置
KR950026294A (ko) 신호처리장치
EP0753810B1 (de) Verfahren und Anordnung zur Ausführung von Rechnerbefehlen
KR940007649A (ko) 디지탈 신호 처리장치
EP1050799A1 (de) Ausführung eines Rechnerprogramms
US5996065A (en) Apparatus for bypassing intermediate results from a pipelined floating point unit to multiple successive instructions
ATE436050T1 (de) Pipeline-asynchron-anweisungs-prozessorschaltun
KR100947446B1 (ko) Ｖｌｉｗ 프로세서
TW200516391A (en) Data processing apparatus and method for transferring data values between a register file and a memory
WO2024262813A1 (ko) 대규모 언어 모델 추론을 가속화하기 위한 효율적인 데이터 포워딩 방법 및 시스템
EP0877317A3 (de) Prozessor mit mehreren Gegenflusspipelines und Mehrfachbefehlsausgabe
JPH1124927A5 (de)
WO1998013755A3 (en) Read crossbar elimination in a VLIW processor
US12554490B2 (en) Rotating data blocks
JPS57193851A (en) Data flow processing device
JP3982324B2 (ja) ベクトル演算処理装置、ベクトル演算方法およびベクトル演算プログラム
JP2005235216A (ja) ダイレクト・メモリ・アクセス制御

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties