CN1295597C - 多发布处理器 - Google Patents
多发布处理器 Download PDFInfo
- Publication number
- CN1295597C CN1295597C CNB038086794A CN03808679A CN1295597C CN 1295597 C CN1295597 C CN 1295597C CN B038086794 A CNB038086794 A CN B038086794A CN 03808679 A CN03808679 A CN 03808679A CN 1295597 C CN1295597 C CN 1295597C
- Authority
- CN
- China
- Prior art keywords
- issue
- groove
- register
- group
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004744 fabric Substances 0.000 claims description 14
- 230000008859 change Effects 0.000 abstract description 6
- 230000009467 reduction Effects 0.000 abstract description 6
- 238000000034 method Methods 0.000 description 12
- 230000008569 process Effects 0.000 description 11
- 230000008901 benefit Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 239000002131 composite material Substances 0.000 description 2
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- JYIMWRSJCRRYNK-UHFFFAOYSA-N dialuminum;disodium;oxygen(2-);silicon(4+);hydrate Chemical compound O.[O-2].[O-2].[O-2].[O-2].[O-2].[O-2].[Na+].[Na+].[Al+3].[Al+3].[Si+4] JYIMWRSJCRRYNK-UHFFFAOYSA-N 0.000 description 1
- 230000003292 diminished effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
- G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
- G06F9/3891—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
- Executing Machine-Instructions (AREA)
- Power Sources (AREA)
- Hardware Redundancy (AREA)
- Saccharide Compounds (AREA)
- Advance Control (AREA)
- Semiconductor Integrated Circuits (AREA)
- Multi Processors (AREA)
Abstract
Description
Claims (3)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02076525 | 2002-04-18 | ||
EP02076525.1 | 2002-04-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1647032A CN1647032A (zh) | 2005-07-27 |
CN1295597C true CN1295597C (zh) | 2007-01-17 |
Family
ID=29225684
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB038086794A Expired - Fee Related CN1295597C (zh) | 2002-04-18 | 2003-04-01 | 多发布处理器 |
Country Status (9)
Country | Link |
---|---|
US (1) | US8095780B2 (zh) |
EP (1) | EP1499960B1 (zh) |
JP (1) | JP4194953B2 (zh) |
KR (1) | KR20040111532A (zh) |
CN (1) | CN1295597C (zh) |
AT (1) | ATE472134T1 (zh) |
AU (1) | AU2003214556A1 (zh) |
DE (1) | DE60333089D1 (zh) |
WO (1) | WO2003088038A2 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8914615B2 (en) | 2011-12-02 | 2014-12-16 | Arm Limited | Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format |
US9513904B2 (en) | 2013-10-15 | 2016-12-06 | Mill Computing, Inc. | Computer processor employing cache memory with per-byte valid bits |
US9747238B2 (en) * | 2014-06-23 | 2017-08-29 | Mill Computing, Inc. | Computer processor employing split crossbar circuit for operand routing and slot-based organization of functional units |
KR102593320B1 (ko) * | 2016-09-26 | 2023-10-25 | 삼성전자주식회사 | 전자 장치, 프로세서 및 그 제어 방법 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5452401A (en) * | 1992-03-31 | 1995-09-19 | Seiko Epson Corporation | Selective power-down for high performance CPU/system |
US6026479A (en) * | 1998-04-22 | 2000-02-15 | Hewlett-Packard Company | Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4594655A (en) * | 1983-03-14 | 1986-06-10 | International Business Machines Corporation | (k)-Instructions-at-a-time pipelined processor for parallel execution of inherently sequential instructions |
JP2655615B2 (ja) | 1988-12-08 | 1997-09-24 | 日本電気株式会社 | 情報処理装置 |
US5832202A (en) | 1988-12-28 | 1998-11-03 | U.S. Philips Corporation | Exception recovery in a data processing system |
US6002880A (en) * | 1992-12-29 | 1999-12-14 | Philips Electronics North America Corporation | VLIW processor with less instruction issue slots than functional units |
JP2987308B2 (ja) | 1995-04-28 | 1999-12-06 | 松下電器産業株式会社 | 情報処理装置 |
US6510510B1 (en) * | 1996-01-25 | 2003-01-21 | Analog Devices, Inc. | Digital signal processor having distributed register file |
US6317820B1 (en) | 1998-06-05 | 2001-11-13 | Texas Instruments Incorporated | Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism |
US6192384B1 (en) * | 1998-09-14 | 2001-02-20 | The Board Of Trustees Of The Leland Stanford Junior University | System and method for performing compound vector operations |
GB2343269A (en) | 1998-10-30 | 2000-05-03 | Ericsson Telefon Ab L M | Processing arrangements |
US7114056B2 (en) * | 1998-12-03 | 2006-09-26 | Sun Microsystems, Inc. | Local and global register partitioning in a VLIW processor |
US6745336B1 (en) * | 1999-05-20 | 2004-06-01 | Princeton University | System and method of operand value based processor optimization by detecting a condition of pre-determined number of bits and selectively disabling pre-determined bit-fields by clock gating |
ATE529802T1 (de) * | 2000-02-09 | 2011-11-15 | Texas Instruments Inc | Datenverarbeitungsvorrichtung |
DE10008008C1 (de) | 2000-02-22 | 2001-08-23 | Fujitsu Siemens Computers Gmbh | Prozessor für die Bearbeitung von Unterbrechungsanforderungen und Prozessor für die Bearbeitung von Ereignissen |
EP1132813A3 (en) | 2000-02-29 | 2003-12-17 | Fujitsu Limited | Computer with high-speed context switching |
JP5185478B2 (ja) | 2000-02-29 | 2013-04-17 | 富士通セミコンダクター株式会社 | パイプライン処理方法並びにその方法を利用するパイプライン処理装置 |
-
2003
- 2003-04-01 DE DE60333089T patent/DE60333089D1/de not_active Expired - Lifetime
- 2003-04-01 KR KR10-2004-7016702A patent/KR20040111532A/ko not_active Application Discontinuation
- 2003-04-01 AU AU2003214556A patent/AU2003214556A1/en not_active Abandoned
- 2003-04-01 JP JP2003584914A patent/JP4194953B2/ja not_active Expired - Fee Related
- 2003-04-01 US US10/511,512 patent/US8095780B2/en not_active Expired - Fee Related
- 2003-04-01 AT AT03710135T patent/ATE472134T1/de not_active IP Right Cessation
- 2003-04-01 EP EP03710135A patent/EP1499960B1/en not_active Expired - Lifetime
- 2003-04-01 WO PCT/IB2003/001366 patent/WO2003088038A2/en active Application Filing
- 2003-04-01 CN CNB038086794A patent/CN1295597C/zh not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5452401A (en) * | 1992-03-31 | 1995-09-19 | Seiko Epson Corporation | Selective power-down for high performance CPU/system |
US6026479A (en) * | 1998-04-22 | 2000-02-15 | Hewlett-Packard Company | Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs |
Also Published As
Publication number | Publication date |
---|---|
CN1647032A (zh) | 2005-07-27 |
US20050132170A1 (en) | 2005-06-16 |
DE60333089D1 (de) | 2010-08-05 |
KR20040111532A (ko) | 2004-12-31 |
US8095780B2 (en) | 2012-01-10 |
WO2003088038A3 (en) | 2003-12-24 |
ATE472134T1 (de) | 2010-07-15 |
JP2005523499A (ja) | 2005-08-04 |
EP1499960A2 (en) | 2005-01-26 |
AU2003214556A8 (en) | 2003-10-27 |
AU2003214556A1 (en) | 2003-10-27 |
EP1499960B1 (en) | 2010-06-23 |
WO2003088038A2 (en) | 2003-10-23 |
JP4194953B2 (ja) | 2008-12-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6226738B1 (en) | Split embedded DRAM processor | |
US8489861B2 (en) | Split embedded DRAM processor | |
US7398374B2 (en) | Multi-cluster processor for processing instructions of one or more instruction threads | |
US8266413B2 (en) | Processor architecture for multipass processing of instructions downstream of a stalled instruction | |
CA2337172C (en) | Method and apparatus for allocating functional units in a multithreaded vliw processor | |
US20040250045A1 (en) | Split embedded dram processor | |
Hu et al. | An approach for implementing efficient superscalar CISC processors | |
KR102329371B1 (ko) | 실행 메카니즘들 사이의 전환 제어 | |
US20040205326A1 (en) | Early predicate evaluation to reduce power in very long instruction word processors employing predicate execution | |
US6298431B1 (en) | Banked shadowed register file | |
Kemp et al. | PEWs: A decentralized dynamic scheduler for ILP processing | |
EP1146420A1 (en) | Method and apparatus for splitting packets in a multithreaded VLIW processor | |
WO2024131071A1 (zh) | 一种处理指令的方法、系统、设备和非易失性可读存储介质 | |
US8151097B2 (en) | Multi-threaded system with branch | |
CN115374923A (zh) | 基于risc-v扩展的通用神经网络处理器微架构 | |
CN1295597C (zh) | 多发布处理器 | |
EP1999575B1 (en) | Method and apparatus for simultaneous speculative threading | |
US7290157B2 (en) | Configurable processor with main controller to increase activity of at least one of a plurality of processing units having local program counters | |
US20020156999A1 (en) | Mixed-mode hardware multithreading | |
US9003168B1 (en) | Control system for resource selection between or among conjoined-cores | |
Robatmili et al. | Exploiting criticality to reduce bottlenecks in distributed uniprocessors | |
US6119220A (en) | Method of and apparatus for supplying multiple instruction strings whose addresses are discontinued by branch instructions | |
Bunchua et al. | Reducing operand transport complexity of superscalar processors using distributed register files | |
EP1620792A2 (en) | Parallel processing system | |
Watcharawitch et al. | JMA: the Java-multithreading architecture for embedded processors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: NXP CO., LTD. Free format text: FORMER OWNER: KONINKLIJKE PHILIPS ELECTRONICS N.V. Effective date: 20070914 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20070914 Address after: Holland Ian Deho Finn Patentee after: Koninkl Philips Electronics NV Address before: Holland Ian Deho Finn Patentee before: Koninklijke Philips Electronics N.V. |
|
ASS | Succession or assignment of patent right |
Owner name: NITAI SOFTWARE CO., LTD. Free format text: FORMER OWNER: KONINKL PHILIPS ELECTRONICS NV Effective date: 20120321 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20120321 Address after: Delaware Patentee after: Nytell Software LLC Address before: Holland Ian Deho Finn Patentee before: Koninkl Philips Electronics NV |
|
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070117 Termination date: 20130401 |