DE60333089D1 - Prozessor mit mehrfachbefehlsausgabe - Google Patents

Prozessor mit mehrfachbefehlsausgabe

Info

Publication number
DE60333089D1
DE60333089D1 DE60333089T DE60333089T DE60333089D1 DE 60333089 D1 DE60333089 D1 DE 60333089D1 DE 60333089 T DE60333089 T DE 60333089T DE 60333089 T DE60333089 T DE 60333089T DE 60333089 D1 DE60333089 D1 DE 60333089D1
Authority
DE
Germany
Prior art keywords
issue slots
issue
edition
command
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60333089T
Other languages
English (en)
Inventor
Jeroen A Leijten
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Application granted granted Critical
Publication of DE60333089D1 publication Critical patent/DE60333089D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3889—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute
    • G06F9/3891—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by multiple instructions, e.g. MIMD, decoupled access or execute organised in groups of units sharing resources, e.g. clusters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)
  • Power Sources (AREA)
  • Hardware Redundancy (AREA)
  • Advance Control (AREA)
  • Saccharide Compounds (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Multi Processors (AREA)
DE60333089T 2002-04-18 2003-04-01 Prozessor mit mehrfachbefehlsausgabe Expired - Lifetime DE60333089D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP02076525 2002-04-18
PCT/IB2003/001366 WO2003088038A2 (en) 2002-04-18 2003-04-01 Multi-issue processor

Publications (1)

Publication Number Publication Date
DE60333089D1 true DE60333089D1 (de) 2010-08-05

Family

ID=29225684

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60333089T Expired - Lifetime DE60333089D1 (de) 2002-04-18 2003-04-01 Prozessor mit mehrfachbefehlsausgabe

Country Status (9)

Country Link
US (1) US8095780B2 (de)
EP (1) EP1499960B1 (de)
JP (1) JP4194953B2 (de)
KR (1) KR20040111532A (de)
CN (1) CN1295597C (de)
AT (1) ATE472134T1 (de)
AU (1) AU2003214556A1 (de)
DE (1) DE60333089D1 (de)
WO (1) WO2003088038A2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8914615B2 (en) 2011-12-02 2014-12-16 Arm Limited Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format
US9513904B2 (en) 2013-10-15 2016-12-06 Mill Computing, Inc. Computer processor employing cache memory with per-byte valid bits
US9747238B2 (en) * 2014-06-23 2017-08-29 Mill Computing, Inc. Computer processor employing split crossbar circuit for operand routing and slot-based organization of functional units
KR102593320B1 (ko) * 2016-09-26 2023-10-25 삼성전자주식회사 전자 장치, 프로세서 및 그 제어 방법

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4594655A (en) * 1983-03-14 1986-06-10 International Business Machines Corporation (k)-Instructions-at-a-time pipelined processor for parallel execution of inherently sequential instructions
JP2655615B2 (ja) * 1988-12-08 1997-09-24 日本電気株式会社 情報処理装置
US5832202A (en) * 1988-12-28 1998-11-03 U.S. Philips Corporation Exception recovery in a data processing system
US5452401A (en) * 1992-03-31 1995-09-19 Seiko Epson Corporation Selective power-down for high performance CPU/system
US6002880A (en) * 1992-12-29 1999-12-14 Philips Electronics North America Corporation VLIW processor with less instruction issue slots than functional units
JP2987308B2 (ja) * 1995-04-28 1999-12-06 松下電器産業株式会社 情報処理装置
US6510510B1 (en) * 1996-01-25 2003-01-21 Analog Devices, Inc. Digital signal processor having distributed register file
US6026479A (en) * 1998-04-22 2000-02-15 Hewlett-Packard Company Apparatus and method for efficient switching of CPU mode between regions of high instruction level parallism and low instruction level parallism in computer programs
US6317820B1 (en) * 1998-06-05 2001-11-13 Texas Instruments Incorporated Dual-mode VLIW architecture providing a software-controlled varying mix of instruction-level and task-level parallelism
US6192384B1 (en) * 1998-09-14 2001-02-20 The Board Of Trustees Of The Leland Stanford Junior University System and method for performing compound vector operations
GB2343269A (en) 1998-10-30 2000-05-03 Ericsson Telefon Ab L M Processing arrangements
US7114056B2 (en) * 1998-12-03 2006-09-26 Sun Microsystems, Inc. Local and global register partitioning in a VLIW processor
US6745336B1 (en) * 1999-05-20 2004-06-01 Princeton University System and method of operand value based processor optimization by detecting a condition of pre-determined number of bits and selectively disabling pre-determined bit-fields by clock gating
ATE529802T1 (de) * 2000-02-09 2011-11-15 Texas Instruments Inc Datenverarbeitungsvorrichtung
DE10008008C1 (de) 2000-02-22 2001-08-23 Fujitsu Siemens Computers Gmbh Prozessor für die Bearbeitung von Unterbrechungsanforderungen und Prozessor für die Bearbeitung von Ereignissen
JP5185478B2 (ja) 2000-02-29 2013-04-17 富士通セミコンダクター株式会社 パイプライン処理方法並びにその方法を利用するパイプライン処理装置
EP1785862A3 (de) * 2000-02-29 2007-08-15 Fujitsu Limited Verfahren und Vorrichtung zur Pipeline-Verarbeitung

Also Published As

Publication number Publication date
EP1499960A2 (de) 2005-01-26
ATE472134T1 (de) 2010-07-15
WO2003088038A3 (en) 2003-12-24
WO2003088038A2 (en) 2003-10-23
AU2003214556A8 (en) 2003-10-27
CN1295597C (zh) 2007-01-17
KR20040111532A (ko) 2004-12-31
AU2003214556A1 (en) 2003-10-27
US20050132170A1 (en) 2005-06-16
JP2005523499A (ja) 2005-08-04
EP1499960B1 (de) 2010-06-23
US8095780B2 (en) 2012-01-10
JP4194953B2 (ja) 2008-12-10
CN1647032A (zh) 2005-07-27

Similar Documents

Publication Publication Date Title
TW200619972A (en) High performance computing system and method
ATE484789T1 (de) Multiplikator
ATE269987T1 (de) Gebraucherschnittstelle
NO20051241D0 (no) Verifiserbare prosesser i et heterogent, distribuert databehandlingsmiljo
TW200606717A (en) Conditional instruction for a single instruction, multiple data execution engine
ATE429673T1 (de) Dynamische bios-ausführung und gleichzeitiger update für einen blade-server
DE60333089D1 (de) Prozessor mit mehrfachbefehlsausgabe
DE60127524D1 (de) Cachespeicher für arithmetische Rechneroperationen mit partieller Resultatsausgabe bei partieller Operandenübereinstimmung
ATE357017T1 (de) Mikroprozessorschaltung für tragbare datenträger
WO2004092949A3 (en) Processing system with instruction-and thread-level parallelism
EP1089168A3 (de) Prozessor mit sehr langem Befehlswort
GB2391961A (en) Electronically assisted memory aid
EP1762929A3 (de) Zentralisierte Auflösung von bedingten Befehlen
DE50210759D1 (de) Prozessor mit interner speicherkonfiguration und anordnung mit diesem prozessor
TW200506723A (en) Clustered ILP processor
DE60225191D1 (de) Verbesserungen an oder bei Pumpen
ATE368341T1 (de) Bluetooth-administrator
DE50207926D1 (de) Lastverteilkörper
ATE327925T1 (de) Gepäcknetz
ATE443885T1 (de) Arithmetik- oder logikoperations-baum-berechnung
ITTO20020106U1 (it) Registratore di cassa-personal computer con piatto portatastiere rotante.
KR970073646A (ko) 카운트장치
ATE463786T1 (de) Hochleistungsfähiger benutzer-konfigurierbarer prozessor
NO20013784L (no) Adaptabel database-kjöretidskjerne
BR8202111Y1 (pt) ânibus com palco no teto.