ATE521898T1 - Ein digitales system und verfahren zum testen von analogen und digital/analog-schaltungen oder systemen - Google Patents

Ein digitales system und verfahren zum testen von analogen und digital/analog-schaltungen oder systemen

Info

Publication number
ATE521898T1
ATE521898T1 AT03760088T AT03760088T ATE521898T1 AT E521898 T1 ATE521898 T1 AT E521898T1 AT 03760088 T AT03760088 T AT 03760088T AT 03760088 T AT03760088 T AT 03760088T AT E521898 T1 ATE521898 T1 AT E521898T1
Authority
AT
Austria
Prior art keywords
digital
analog
input signal
testing
merit
Prior art date
Application number
AT03760088T
Other languages
English (en)
Inventor
David Hamilton
Brian Stimpson
Mahmoud Ali Mousa Bekheit
Original Assignee
Ateeda Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ateeda Ltd filed Critical Ateeda Ltd
Application granted granted Critical
Publication of ATE521898T1 publication Critical patent/ATE521898T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/3167—Testing of combined analog and digital circuits
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318371—Methodologies therefor, e.g. algorithms, procedures

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
AT03760088T 2002-06-17 2003-06-17 Ein digitales system und verfahren zum testen von analogen und digital/analog-schaltungen oder systemen ATE521898T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0213882.4A GB0213882D0 (en) 2002-06-17 2002-06-17 A digital system & method for testing analogue & mixed-signal circuits or systems
PCT/GB2003/002599 WO2003107019A2 (en) 2002-06-17 2003-06-17 A digital system and method for testing analogue and mixed-signal circuits or systems

Publications (1)

Publication Number Publication Date
ATE521898T1 true ATE521898T1 (de) 2011-09-15

Family

ID=9938726

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03760088T ATE521898T1 (de) 2002-06-17 2003-06-17 Ein digitales system und verfahren zum testen von analogen und digital/analog-schaltungen oder systemen

Country Status (7)

Country Link
US (1) US7174491B2 (de)
EP (1) EP1514125B1 (de)
JP (1) JP2005530161A (de)
AT (1) ATE521898T1 (de)
AU (1) AU2003250369A1 (de)
GB (1) GB0213882D0 (de)
WO (1) WO2003107019A2 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1382975B1 (de) * 2002-07-19 2008-01-02 Qimonda AG Verfahren zur Erzeugung eines Testmusters für die Simulation und/oder Prüfung des Layouts einer integrierten Schaltung
US7823128B2 (en) * 2004-04-19 2010-10-26 Verigy (Singapore) Pte. Ltd. Apparatus, system and/or method for combining multiple tests to a single test in a multiple independent port test environment
US20050278160A1 (en) * 2004-06-14 2005-12-15 Donnelly James M Reduction of settling time in dynamic simulations
US7688560B2 (en) 2006-03-24 2010-03-30 Ics Triplex Technology Limited Overload protection method
US7476891B2 (en) 2006-03-24 2009-01-13 Ics Triplex Technology, Ltd. Fault detection method and apparatus
US7729098B2 (en) 2006-03-24 2010-06-01 Ics Triplex Technology Limited Overload protection method
US7504975B2 (en) 2006-03-24 2009-03-17 Ics Triplex Technology Limited Method and apparatus for output current control
US7613974B2 (en) 2006-03-24 2009-11-03 Ics Triplex Technology Limited Fault detection method and apparatus
US7747405B2 (en) 2006-03-24 2010-06-29 Ics Triplex Technology Ltd. Line frequency synchronization
US8166362B2 (en) 2006-03-24 2012-04-24 Rockwell Automation Limited Fault detection method and apparatus for analog to digital converter circuits
EP1837670B1 (de) * 2006-03-24 2018-01-03 Rockwell Automation Limited Verfahren und Vorrichtung zur Fehlerdetektion
US9459316B2 (en) * 2011-09-06 2016-10-04 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus for testing a semiconductor device
CN103064009B (zh) * 2012-12-28 2015-03-11 辽宁大学 基于小波分析和有限高斯混合模型em方法的模拟电路故障诊断方法
FI126901B (en) 2014-09-12 2017-07-31 Enics Ag Method and system for testing an electronic unit
CN105223495A (zh) * 2015-10-20 2016-01-06 国家电网公司 一种基于专家系统的模数混合电路故障诊断的测试方法
EP3559447B1 (de) 2016-12-22 2021-09-29 Vestas Wind Systems A/S Erkennung elektrischer fehler in einem steuerungssystem eines windturbinengenerators
JP6822281B2 (ja) * 2017-03-31 2021-01-27 富士通株式会社 入力データ生成装置、方法及びプログラム
CN112444737B (zh) * 2020-09-21 2021-10-22 电子科技大学 模拟电路故障参数范围确定方法
CN112684282B (zh) * 2020-11-12 2022-07-19 国网河北省电力有限公司电力科学研究院 配电网单相接地故障识别方法、装置及终端设备
CN113051862B (zh) * 2021-04-19 2022-07-26 电子科技大学 基于遗传算法的数模混合电路测试向量集优选方法
US20230094919A1 (en) * 2021-09-23 2023-03-30 Hsinho Wu Techniques for monitoring and control of high speed serial communication link
CN115099146B (zh) * 2022-06-27 2025-08-29 上海集成电路装备材料产业创新中心有限公司 电路生成方法、装置、电子设备及存储介质
CN115085194B (zh) * 2022-07-20 2022-12-23 南方电网科学研究院有限责任公司 一种电力系统稳控策略生成方法、系统、装置及存储介质
US20240219453A1 (en) * 2023-01-03 2024-07-04 Nxp B.V. Test system for detecting faults in multiple devices of the same type
CN117970039B (zh) * 2024-04-01 2024-06-04 山东大学 一种配电线路故障时刻检测方法
CN118731656B (zh) * 2024-09-02 2024-12-10 陕西星环聚能科技有限公司 隔离放大器测试方法和测试系统

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5694356A (en) 1994-11-02 1997-12-02 Invoice Technology, Inc. High resolution analog storage EPROM and flash EPROM
US5646521A (en) 1995-08-01 1997-07-08 Schlumberger Technologies, Inc. Analog channel for mixed-signal-VLSI tester
US5745409A (en) * 1995-09-28 1998-04-28 Invox Technology Non-volatile memory with analog and digital interface and storage
US5793778A (en) * 1997-04-11 1998-08-11 National Semiconductor Corporation Method and apparatus for testing analog and digital circuitry within a larger circuit
CA2206738A1 (en) 1997-06-02 1998-12-02 Naim Ben Hamida Fault modeling and simulation for mixed-signal circuits and systems
US6467058B1 (en) * 1999-01-20 2002-10-15 Nec Usa, Inc. Segmented compaction with pruning and critical fault elimination
US20020188904A1 (en) * 2001-06-11 2002-12-12 International Business Machines Corporation Efficiency of fault simulation by logic backtracking
US6898746B2 (en) * 2001-06-19 2005-05-24 Intel Corporation Method of and apparatus for testing a serial differential/mixed signal device

Also Published As

Publication number Publication date
WO2003107019A2 (en) 2003-12-24
WO2003107019A3 (en) 2004-07-01
GB0213882D0 (en) 2002-07-31
US20060242498A1 (en) 2006-10-26
EP1514125B1 (de) 2011-08-24
JP2005530161A (ja) 2005-10-06
AU2003250369A1 (en) 2003-12-31
US7174491B2 (en) 2007-02-06
AU2003250369A8 (en) 2003-12-31
EP1514125A2 (de) 2005-03-16

Similar Documents

Publication Publication Date Title
ATE521898T1 (de) Ein digitales system und verfahren zum testen von analogen und digital/analog-schaltungen oder systemen
ATE296463T1 (de) Vorrichtung zum parallelen prüfen von halbleiterschaltkreisen
MY124258A (en) Method of testing electronic components and testing apparatus for electronic components
JP2005530161A5 (de)
DE69423598D1 (de) Verfahren und vorrichtung zur robusten und automatischen prüfung von verzögerungsfehlern
AU761669B2 (en) A method and apparatus for testing the operation of an electronic unit by simulation, and an installation for testing a unit for fitting to a rail vehicle or to an electric vehicle
ATE531131T1 (de) Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen
US5293327A (en) Method of logic circuit simulation
Damm et al. HBIST of nonlinear analog building blocks in mixed-signal circuits
ATE423978T1 (de) System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen
CA2050501A1 (en) Circuit test method
US6892338B2 (en) Analog/digital characteristics testing device and IC testing apparatus
RU2002112600A (ru) Способ оценки и повышения метрологической надежности средств измерений
RU2001106752A (ru) Способ поиска неисправного блока в динамической системе
KR940004332A (ko) 회로 테스트 방법 및 지연 결함 검출장치
RU2153188C1 (ru) Способ диагностирования динамических объектов
JP2685666B2 (ja) デジタル論理回路の動的な検査方法
WO1997002493A2 (en) A method for testing an electronic circuit by logically combining clock signals, and an electronic circuit provided with facilities for such testing
Al-Qutayri et al. PRBS testing of analogue circuits
Cobley Approaches to on-chip testing of mixed signal macros in ASICs
Robson et al. Digital techniques for testing analogue functions
DE60103154D1 (de) Automatisches gerät für testbarkeitsanalyse
JP2944307B2 (ja) Ａ／ｄコンバータの非直線性の検査方法
Miura A comparative analysis of input stimuli for testing mixed-signal LSIs based on current testing
KR20100103303A (ko) 신뢰성 평가회로 및 신뢰성 평가시스템

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties