ATE491993T1 - Flusssteuerungsverfahren für verbesserten datentransfer via schaltmatrix - Google Patents

Flusssteuerungsverfahren für verbesserten datentransfer via schaltmatrix

Info

Publication number
ATE491993T1
ATE491993T1 AT06720664T AT06720664T ATE491993T1 AT E491993 T1 ATE491993 T1 AT E491993T1 AT 06720664 T AT06720664 T AT 06720664T AT 06720664 T AT06720664 T AT 06720664T AT E491993 T1 ATE491993 T1 AT E491993T1
Authority
AT
Austria
Prior art keywords
data
masters
requested
receive
bus controller
Prior art date
Application number
AT06720664T
Other languages
German (de)
English (en)
Inventor
J Ganasan
Perry Willmann Remaklus
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ATE491993T1 publication Critical patent/ATE491993T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0038—System on Chip
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Credit Cards Or The Like (AREA)
  • Small-Scale Networks (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Optical Communication System (AREA)
AT06720664T 2005-02-10 2006-02-09 Flusssteuerungsverfahren für verbesserten datentransfer via schaltmatrix ATE491993T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/055,922 US7246188B2 (en) 2005-02-10 2005-02-10 Flow control method to improve bus utilization in a system-on-a-chip integrated circuit
PCT/US2006/004936 WO2006086732A1 (en) 2005-02-10 2006-02-09 Flow control method to improve data transfer via a switch matrix

Publications (1)

Publication Number Publication Date
ATE491993T1 true ATE491993T1 (de) 2011-01-15

Family

ID=36588894

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06720664T ATE491993T1 (de) 2005-02-10 2006-02-09 Flusssteuerungsverfahren für verbesserten datentransfer via schaltmatrix

Country Status (12)

Country Link
US (1) US7246188B2 (enExample)
EP (1) EP1846831B1 (enExample)
JP (3) JP4861339B2 (enExample)
KR (1) KR100932408B1 (enExample)
CN (1) CN100595744C (enExample)
AT (1) ATE491993T1 (enExample)
DE (1) DE602006018862D1 (enExample)
ES (1) ES2355054T3 (enExample)
IL (1) IL185067A0 (enExample)
MX (1) MX2007009732A (enExample)
PL (1) PL1846831T3 (enExample)
WO (1) WO2006086732A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2407662B (en) * 2003-11-03 2006-02-22 Compxs Uk Ltd Two way serial communication
US7788625B1 (en) * 2005-04-14 2010-08-31 Xilinx, Inc. Method and apparatus for precharacterizing systems for use in system level design of integrated circuits
DE102005026436B4 (de) * 2005-06-08 2022-08-18 Austriamicrosystems Ag Schnittstellenanordnung, insbesondere für ein System-on-Chip, und deren Verwendung
US20070255874A1 (en) * 2006-04-28 2007-11-01 Jennings Kevin F System and method for target device access arbitration using queuing devices
US7908412B2 (en) * 2006-05-10 2011-03-15 Microsoft Corporation Buffer passing mechanisms
KR100854973B1 (ko) * 2007-02-13 2008-08-28 삼성전자주식회사 버스 매트릭스를 포함하는 시스템
DE102007015122A1 (de) * 2007-03-29 2008-10-02 Bayerische Motoren Werke Aktiengesellschaft Verfahren zum Transfer von Daten in mehrere Steuergeräte
US20100115323A1 (en) * 2007-04-11 2010-05-06 Panasonic Corporation Data store system, data restoration system, data store method, and data restoration method
US8156273B2 (en) * 2007-05-10 2012-04-10 Freescale Semiconductor, Inc. Method and system for controlling transmission and execution of commands in an integrated circuit device
CN101453313B (zh) * 2007-12-06 2013-03-20 鸿富锦精密工业（深圳）有限公司 主从设备通信电路
EP2416253B1 (en) * 2009-03-31 2014-07-23 Fujitsu Limited Data transmission circuit and data transmission method
US8984195B2 (en) * 2011-12-02 2015-03-17 Atmel Corporation Microcontroller including alternative links between peripherals for resource sharing
KR102169340B1 (ko) * 2012-10-19 2020-10-23 페어차일드 세미컨덕터 코포레이션 단일 전도체 인터페이스 작동 및 스위칭 장치 및 그 방법
US20160062930A1 (en) * 2013-03-25 2016-03-03 Mitsubishi Electric Corporation Bus master, bus system, and bus control method
GB2540610B (en) * 2015-07-23 2017-12-06 Advanced Risc Mach Ltd Gathering monitoring data relating to the operation of a data processing system
GB2551806B (en) * 2016-06-30 2020-06-03 Advanced Risc Mach Ltd Interface with buffered and direct pathways
CN111797051B (zh) * 2020-06-04 2022-05-17 深圳云天励飞技术股份有限公司 片上系统、数据传送方法及广播模块
DE102021106379A1 (de) 2021-03-16 2022-09-22 Infineon Technologies Ag Master, Slave, Master-Slave-Kommunikations-System, On-Chip-Interconnect-System, Verfahren zum Betreiben eines Masters, Verfahren zum Betreiben eines Slaves, Verfahren zum Betreiben eines Master-Slave-Kommunikations-Systems und Verfahren zum Betreiben eines On-Chip-Interconnect-Systems
CN113765824A (zh) * 2021-10-15 2021-12-07 合肥移瑞通信技术有限公司 基于mbim接口的响应消息发送方法、装置、mbb设备及介质

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5956524A (en) * 1990-04-06 1999-09-21 Micro Technology Inc. System and method for dynamic alignment of associated portions of a code word from a plurality of asynchronous sources
DE69323861T2 (de) 1993-01-25 1999-10-07 Bull Hn Information Systems Italia S.P.A., Pregnana Milanese Multiprozessorsystem mit gemeinsamem Speicher
US5581729A (en) * 1995-03-31 1996-12-03 Sun Microsystems, Inc. Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system
US5907485A (en) 1995-03-31 1999-05-25 Sun Microsystems, Inc. Method and apparatus for flow control in packet-switched computer system
US5761516A (en) * 1996-05-03 1998-06-02 Lsi Logic Corporation Single chip multiprocessor architecture with internal task switching synchronization bus
US6065077A (en) * 1997-12-07 2000-05-16 Hotrail, Inc. Apparatus and method for a cache coherent shared memory multiprocessing system
US6516442B1 (en) * 1997-12-07 2003-02-04 Conexant Systems, Inc. Channel interface and protocols for cache coherency in a scalable symmetric multiprocessor system
US6347344B1 (en) * 1998-10-14 2002-02-12 Hitachi, Ltd. Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor
US6715023B1 (en) * 1999-09-23 2004-03-30 Altera Corporation PCI bus switch architecture
US6441479B1 (en) * 2000-03-02 2002-08-27 Micron Technology, Inc. System-on-a-chip with multi-layered metallized through-hole interconnection
KR100716950B1 (ko) * 2000-08-11 2007-05-10 삼성전자주식회사 버스 시스템
JP4024484B2 (ja) * 2001-03-13 2007-12-19 株式会社リコー バスアービタ
JP2003030134A (ja) * 2001-07-12 2003-01-31 Matsushita Electric Ind Co Ltd バスアービタ及びバスアービトレーション方法
IL144789A0 (en) 2001-08-07 2002-06-30 Broadlight Ltd System architecture of a high bit rate switch module between functional units in a system on a chip
US6857035B1 (en) * 2001-09-13 2005-02-15 Altera Corporation Methods and apparatus for bus mastering and arbitration
EP1376373B1 (en) * 2002-06-20 2006-05-31 Infineon Technologies AG Arrangement having a first device and a second device connected via a cross bar switch
JP2004126646A (ja) * 2002-09-30 2004-04-22 Canon Inc バス制御方法
JP2005234932A (ja) * 2004-02-20 2005-09-02 Oki Electric Ind Co Ltd マトリックス状バス接続システムとその低電力方法

Also Published As

Publication number Publication date
PL1846831T3 (pl) 2011-04-29
JP4861339B2 (ja) 2012-01-25
WO2006086732A1 (en) 2006-08-17
JP2011048838A (ja) 2011-03-10
HK1114213A1 (zh) 2008-10-24
IL185067A0 (en) 2007-12-03
MX2007009732A (es) 2007-09-26
DE602006018862D1 (de) 2011-01-27
JP2008530694A (ja) 2008-08-07
CN101203839A (zh) 2008-06-18
KR100932408B1 (ko) 2009-12-17
WO2006086732A9 (en) 2006-10-19
KR20070104929A (ko) 2007-10-29
JP5456743B2 (ja) 2014-04-02
JP2012038325A (ja) 2012-02-23
US7246188B2 (en) 2007-07-17
EP1846831A1 (en) 2007-10-24
JP5456632B2 (ja) 2014-04-02
CN100595744C (zh) 2010-03-24
ES2355054T3 (es) 2011-03-22
EP1846831B1 (en) 2010-12-15
US20060179192A1 (en) 2006-08-10

Similar Documents

Publication Publication Date Title
IL185067A0 (en) Flow control method to improve data transfer via a switch matrix
JP2011048838A5 (enExample)
CN102231142B (zh) 一种带有仲裁器的多通道dma控制器
US7506089B2 (en) Bus system and method thereof
JP2013025795A5 (enExample)
IL185361A0 (en) Switch matrix system with plural bus arbitrations per cycle via higher-frequency arbiter
EP2530600A3 (en) Memory controllers with dynamic port priority assignment capabilities
WO2015008251A3 (en) Computing architecture with peripherals
JP2014534529A5 (enExample)
US20160140067A1 (en) Slave side bus arbitration
WO2012140670A3 (en) Multi-host sata controller
TW200641624A (en) Technical fieldmethods and apparatus for list transfers using dma transfers in a multi-processor system
TW200723006A (en) SPI device
TW200707206A (en) Wait aware memory arbiter
TWI750118B (zh) 時脈管理電路系統、系統單晶片以及時脈管理方法
EP2793137A3 (en) Semiconductor Device and Processor System including the Same
WO2014006588A3 (en) Computer architecture
Aditya et al. Design and functional verification of a SPI master slave core using system verilog
TW200604828A (en) Direct memory access (DMA) controller and bus structure in a master/slave system
TW200723001A (en) Delayed memory access request arbitration
WO2008105494A1 (ja) Ｄｍａ転送装置及び方法
DE602006012822D1 (de) Kommunikationssystem und -verfahren mit einer slave-einrichtung mit zwischengespeicherter service-anforderung
TW200641627A (en) Bus structure suitable for data exchange of system chip
EP1811394A4 (en) ARBITRATION DEVICE AND METHOD
TW200741465A (en) System and method for bandwidth sharing in busses

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties