ATE488796T1 - Nahtloser takt - Google Patents

Nahtloser takt

Info

Publication number
ATE488796T1
ATE488796T1 AT02711610T AT02711610T ATE488796T1 AT E488796 T1 ATE488796 T1 AT E488796T1 AT 02711610 T AT02711610 T AT 02711610T AT 02711610 T AT02711610 T AT 02711610T AT E488796 T1 ATE488796 T1 AT E488796T1
Authority
AT
Austria
Prior art keywords
pll
units
unit
internal clock
clkp
Prior art date
Application number
AT02711610T
Other languages
English (en)
Inventor
Lars Skog
Niklas Legnedahl
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Application granted granted Critical
Publication of ATE488796T1 publication Critical patent/ATE488796T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1604—Error detection or correction of the data by redundancy in hardware where the fault affects the clock signals of a processing unit and the redundancy is at or within the level of clock signal generation hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electronic Switches (AREA)
  • Saccharide Compounds (AREA)
  • Manipulation Of Pulses (AREA)
AT02711610T 2002-02-14 2002-02-14 Nahtloser takt ATE488796T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/SE2002/000252 WO2003069451A1 (en) 2002-02-14 2002-02-14 Seamless clock

Publications (1)

Publication Number Publication Date
ATE488796T1 true ATE488796T1 (de) 2010-12-15

Family

ID=27731061

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02711610T ATE488796T1 (de) 2002-02-14 2002-02-14 Nahtloser takt

Country Status (9)

Country Link
US (1) US7386079B2 (de)
EP (1) EP1476800B1 (de)
JP (1) JP4061273B2 (de)
KR (1) KR100882391B1 (de)
AT (1) ATE488796T1 (de)
AU (1) AU2002230357A1 (de)
DE (1) DE60238353D1 (de)
ES (1) ES2354195T3 (de)
WO (1) WO2003069451A1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7117086B2 (en) * 2003-09-08 2006-10-03 Honeywell International Inc. GPS/IMU clock synchronization particularly for deep integration vector tracking loop
CN1305326C (zh) * 2003-11-04 2007-03-14 上海贝尔阿尔卡特股份有限公司 为无线网络控制器产生和分配内部时钟的方法及装置
TWI277302B (en) * 2004-12-28 2007-03-21 Ind Tech Res Inst Clock and data recovery circuit
US7555670B2 (en) * 2005-10-26 2009-06-30 Intel Corporation Clocking architecture using a bidirectional clock port
US8121209B2 (en) 2006-07-25 2012-02-21 Marvell World Trade Ltd. Concatenation-assisted symbol-level combining for MIMO systems with HARQ and/or repetition coding
US8929472B1 (en) 2006-07-26 2015-01-06 Marvell International Ltd. Bit-level combining for MIMO systems with HARQ and/or repetition coding
US8718166B2 (en) * 2006-08-08 2014-05-06 Marvell World Trade Ltd. Maximal ratio combining of equalized symbols for MIMO systems with HARQ and/or repetition coding
US8699601B1 (en) 2006-08-08 2014-04-15 Marvell World Trade Ltd. Distance-level combining for MIMO systems with HARQ and/or repetition coding
US8411778B1 (en) 2006-08-08 2013-04-02 Marvell World Trade Ltd. Optimal linear equalizer for MIMO systems with HARQ and/or repetition coding
US7809025B2 (en) * 2006-09-29 2010-10-05 Hewlett-Packard Development Company, L.P. System and method for distributing clock signals
US8619910B1 (en) * 2007-04-11 2013-12-31 Marvell International Ltd. Decision feedback equalization for MIMO systems with hybrid ARQ
US7840190B2 (en) * 2007-07-26 2010-11-23 Mobile Access Networks Ltd. Frequency source synchronization and redundancy
GB2497314A (en) * 2011-12-06 2013-06-12 St Microelectronics Grenoble 2 Independent blocks to control independent busses or a single combined bus
US20150033050A1 (en) * 2013-07-25 2015-01-29 Samsung Electronics Co., Ltd Semiconductor integrated circuit and computing device including the same
WO2015063758A1 (en) 2013-10-28 2015-05-07 Corning Optical Communications Wireless Ltd. Unified optical fiber-based distributed antenna systems (dass) for supporting small cell communications deployment from multiple small cell service providers, and related devices and methods

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4282493A (en) 1979-07-02 1981-08-04 Motorola, Inc. Redundant clock signal generating circuitry
US5133064A (en) * 1987-04-27 1992-07-21 Hitachi, Ltd. Data processing system generating clock signal from an input clock, phase locked to the input clock and used for clocking logic devices
JPH0779336B2 (ja) * 1989-05-22 1995-08-23 パイオニア株式会社 双方向通信ラインのバッファ装置
US5124569A (en) * 1990-10-18 1992-06-23 Star Technologies, Inc. Digital phase-lock loop system with analog voltage controlled oscillator
US5577075A (en) * 1991-09-26 1996-11-19 Ipc Information Systems, Inc. Distributed clocking system
US5826093A (en) * 1994-12-22 1998-10-20 Adaptec, Inc. Dual function disk drive integrated circuit for master mode and slave mode operations
US5852728A (en) 1995-01-12 1998-12-22 Hitachi, Ltd. Uninterruptible clock supply apparatus for fault tolerant computer system
US6247138B1 (en) * 1997-06-12 2001-06-12 Fujitsu Limited Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system
US5889435A (en) * 1997-06-30 1999-03-30 Sun Microsystems, Inc. On-chip PLL phase and jitter self-test circuit
US6078192A (en) * 1997-09-18 2000-06-20 Ericsson, Inc. Circuit and method for using the I2 C serial protocol with multiple voltages
US6359945B1 (en) * 1999-01-25 2002-03-19 Sun Microsystems, Inc. Phase locked loop and method that provide fail-over redundant clocking
US6194969B1 (en) * 1999-05-19 2001-02-27 Sun Microsystems, Inc. System and method for providing master and slave phase-aligned clocks
JP2001021624A (ja) * 1999-07-07 2001-01-26 Fujitsu Ltd テストデータ生成システム及び方法並びにテストデータ生成プログラムを記録した記録媒体
US6754745B1 (en) * 1999-08-06 2004-06-22 Accelerated Networks Method and apparatus for distributing a clock in a network
SE517967C2 (sv) 2000-03-23 2002-08-06 Ericsson Telefon Ab L M System och förfarande för klocksignalgenerering
EP1139611A2 (de) 2000-03-31 2001-10-04 Alcatel USA Sourcing, L.P. Bussteuerungsmodul
US7180821B2 (en) * 2004-09-30 2007-02-20 Infineon Technologies Ag Memory device, memory controller and memory system having bidirectional clock lines

Also Published As

Publication number Publication date
KR100882391B1 (ko) 2009-02-05
US7386079B2 (en) 2008-06-10
KR20040089624A (ko) 2004-10-21
US20050123085A1 (en) 2005-06-09
JP2005518012A (ja) 2005-06-16
ES2354195T8 (es) 2011-05-03
AU2002230357A1 (en) 2003-09-04
DE60238353D1 (de) 2010-12-30
EP1476800B1 (de) 2010-11-17
WO2003069451A1 (en) 2003-08-21
EP1476800A1 (de) 2004-11-17
ES2354195T3 (es) 2011-03-10
JP4061273B2 (ja) 2008-03-12

Similar Documents

Publication Publication Date Title
ATE488796T1 (de) Nahtloser takt
ATE534192T1 (de) Spreizspektrum-taktung in einem fraktional-n-pll
US8803554B2 (en) Missing clock circuit switching clock from second to first clock
US6784699B2 (en) Glitch free clock multiplexing circuit with asynchronous switch control and minimum switch over time
WO2003036796A1 (fr) Circuit en boucle a phase asservie, circuit en boucle a retard de phase, generateur de synchronisation, instrument d'essai a semi-conducteurs et circuit integre a semi-conducteurs
US5517147A (en) Multiple-phase clock signal generator for integrated circuits, comprising PLL, counter, and logic circuits
EP1018805A3 (de) LVDS interface mit einer Phasenregelschleife für eine programmierbare logische Vorrichtung
ATE554530T1 (de) Hochkonfigurierbare phasenregelschleifestruktur für einen programmierbaren logischen baustein
JP2010200090A (ja) 位相補償用クロック同期回路
ATE348455T1 (de) Fifo als übergang von taktregionen
CN101592975B (zh) 一种时钟切换电路
EE200000343A (et) Hulkjaotusega sagedusjagamine
DE60325860D1 (de) Schaltung mit asynchron arbeitenden komponenten
TW200614655A (en) Quarter-rate clock recovery circuit and clock recovering method using the same
TW200713322A (en) Delay locked loop circuit
US20110025381A1 (en) Multi-phase clock divider circuit
TW200729209A (en) Semiconductor memory chip with on-die termination function
US6653876B2 (en) Method and apparatus for synthesizing a clock signal using a compact and low power delay locked loop (DLL)
ATE350712T1 (de) Informationsaustausch zwischen lokal synchronen schaltungen
JP2000100170A5 (de)
US10256823B2 (en) Clock generation circuit
TW200507460A (en) Delay-locked loop (DLL) capable of directly receiving external clock signals
TW200713330A (en) Delay locked loop circuit
TW200725213A (en) Clock switching circuit
US11575383B2 (en) Clocking system and a method of clock synchronization

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties