ATE480045T1 - Konfigurieren und auswählen eines tastverhältnisses für einen ausgangstreiber - Google Patents

Konfigurieren und auswählen eines tastverhältnisses für einen ausgangstreiber

Info

Publication number
ATE480045T1
ATE480045T1 AT04777488T AT04777488T ATE480045T1 AT E480045 T1 ATE480045 T1 AT E480045T1 AT 04777488 T AT04777488 T AT 04777488T AT 04777488 T AT04777488 T AT 04777488T AT E480045 T1 ATE480045 T1 AT E480045T1
Authority
AT
Austria
Prior art keywords
driver
output driver
voltage
configure
output
Prior art date
Application number
AT04777488T
Other languages
English (en)
Inventor
Huy Nguyen
Benedict Lau
Chuen-Huei Chou
Original Assignee
Rambus Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rambus Inc filed Critical Rambus Inc
Application granted granted Critical
Publication of ATE480045T1 publication Critical patent/ATE480045T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0286—Provision of wave shaping within the driver
    • H04L25/0288—Provision of wave shaping within the driver the shape being matched to the transmission line
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Measuring Temperature Or Quantity Of Heat (AREA)
  • Steroid Compounds (AREA)
  • Electronic Switches (AREA)
  • Stored Programmes (AREA)
AT04777488T 2003-09-11 2004-06-29 Konfigurieren und auswählen eines tastverhältnisses für einen ausgangstreiber ATE480045T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/661,862 US6960952B2 (en) 2003-09-11 2003-09-11 Configuring and selecting a duty cycle for an output driver
PCT/US2004/021367 WO2005027346A2 (en) 2003-09-11 2004-06-29 Configuring and selecting a duty cycle for an output driver

Publications (1)

Publication Number Publication Date
ATE480045T1 true ATE480045T1 (de) 2010-09-15

Family

ID=34273961

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04777488T ATE480045T1 (de) 2003-09-11 2004-06-29 Konfigurieren und auswählen eines tastverhältnisses für einen ausgangstreiber

Country Status (5)

Country Link
US (1) US6960952B2 (de)
EP (1) EP1665532B1 (de)
AT (1) ATE480045T1 (de)
DE (1) DE602004028946D1 (de)
WO (1) WO2005027346A2 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6960952B2 (en) 2003-09-11 2005-11-01 Rambus, Inc. Configuring and selecting a duty cycle for an output driver
US7009407B2 (en) * 2004-02-19 2006-03-07 Micron Technology, Inc. Delay lock circuit having self-calibrating loop
US7230464B2 (en) * 2004-06-29 2007-06-12 Intel Corporation Closed-loop delay compensation for driver
US7350095B2 (en) * 2005-03-17 2008-03-25 International Business Machines Corporation Digital circuit to measure and/or correct duty cycles
US7332950B2 (en) * 2005-06-14 2008-02-19 Micron Technology, Inc. DLL measure initialization circuit for high frequency operation
US7322001B2 (en) * 2005-10-04 2008-01-22 International Business Machines Corporation Apparatus and method for automatically self-calibrating a duty cycle circuit for maximum chip performance
US7913199B2 (en) * 2006-07-14 2011-03-22 International Business Machines Corporation Structure for a duty cycle correction circuit
US7417480B2 (en) * 2006-07-14 2008-08-26 International Business Machines Corporation Duty cycle correction circuit whose operation is largely independent of operating voltage and process
US7710101B2 (en) * 2006-08-04 2010-05-04 Stmicroelectronics Pvt. Ltd. Method and system for measuring maximum operating frequency and corresponding duty cycle for an I/O cell
GB0702628D0 (en) * 2007-02-09 2007-03-21 Texas Instruments Ltd Clock correction circuit
US7813371B2 (en) * 2007-03-21 2010-10-12 Kapsch Trafficcom Ag System and method for short range communication using adaptive channel intervals
US8108813B2 (en) * 2007-11-20 2012-01-31 International Business Machines Corporation Structure for a circuit obtaining desired phase locked loop duty cycle without pre-scaler
US20090128206A1 (en) * 2007-11-20 2009-05-21 Boerstler David W Apparatus and Method for Obtaining Desired Phase Locked Loop Duty Cycle without Pre-Scaler
US8381143B2 (en) * 2008-05-29 2013-02-19 International Business Machines Corporation Structure for a duty cycle correction circuit
US9031769B2 (en) * 2012-09-05 2015-05-12 Infineon Technologies Ag Sensor current interface transceiver with adaptive linearization
JP6179206B2 (ja) * 2013-06-11 2017-08-16 株式会社リコー メモリ制御装置
EP3304743A4 (de) * 2015-06-03 2019-01-16 Marvell World Trade Ltd. Verzögerungsregelschleife
US9672882B1 (en) 2016-03-29 2017-06-06 Apple Inc. Conditional reference voltage calibration of a memory system in data transmisson
KR102576765B1 (ko) * 2016-11-28 2023-09-11 에스케이하이닉스 주식회사 내부전압생성회로
US10699669B2 (en) 2018-03-02 2020-06-30 Samsung Display Co., Ltd. Method and apparatus for duty-cycle correction in a serial data transmitter
US10998011B2 (en) * 2018-08-21 2021-05-04 Micron Technology, Inc. Drive strength calibration for multi-level signaling
US20220147368A1 (en) * 2019-07-26 2022-05-12 Hewlett-Packard Development Company, L.P. Configuring localizations based on peripheral device localization settings

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995022206A1 (en) 1994-02-15 1995-08-17 Rambus, Inc. Delay-locked loop
JP3379209B2 (ja) * 1994-03-16 2003-02-24 安藤電気株式会社 クロックデューティ比自動調整回路
US5477180A (en) * 1994-10-11 1995-12-19 At&T Global Information Solutions Company Circuit and method for generating a clock signal
US5757218A (en) * 1996-03-12 1998-05-26 International Business Machines Corporation Clock signal duty cycle correction circuit and method
US5963071A (en) * 1998-01-22 1999-10-05 Nanoamp Solutions, Inc. Frequency doubler with adjustable duty cycle
US6163178A (en) 1998-12-28 2000-12-19 Rambus Incorporated Impedance controlled output driver
KR100301055B1 (ko) 1999-05-21 2001-09-26 윤종용 전압 레귤레이터를 위한 차아지 보상기
US6320438B1 (en) 2000-08-17 2001-11-20 Pericom Semiconductor Corp. Duty-cycle correction driver with dual-filter feedback loop
US6424178B1 (en) 2000-08-30 2002-07-23 Micron Technology, Inc. Method and system for controlling the duty cycle of a clock signal
TW508918B (en) * 2001-05-11 2002-11-01 Elan Microelectronics Corp Micro-controller having the effect of remote transmission
US6573779B2 (en) * 2001-05-25 2003-06-03 Rambus Inc. Duty cycle integrator with tracking common mode feedback control
US6518809B1 (en) * 2001-08-01 2003-02-11 Cypress Semiconductor Corp. Clock circuit with self correcting duty cycle
US6426660B1 (en) * 2001-08-30 2002-07-30 International Business Machines Corporation Duty-cycle correction circuit
US6593789B2 (en) * 2001-12-14 2003-07-15 International Business Machines Corporation Precise and programmable duty cycle generator
US6788120B1 (en) * 2003-06-11 2004-09-07 Xilinx, Inc. Counter-based duty cycle correction systems and methods
US6960952B2 (en) 2003-09-11 2005-11-01 Rambus, Inc. Configuring and selecting a duty cycle for an output driver

Also Published As

Publication number Publication date
EP1665532B1 (de) 2010-09-01
WO2005027346A3 (en) 2005-05-12
EP1665532A2 (de) 2006-06-07
US20050057291A1 (en) 2005-03-17
DE602004028946D1 (de) 2010-10-14
US6960952B2 (en) 2005-11-01
WO2005027346A2 (en) 2005-03-24

Similar Documents

Publication Publication Date Title
ATE480045T1 (de) Konfigurieren und auswählen eines tastverhältnisses für einen ausgangstreiber
TW200700755A (en) System and scanout circuits with error resilience circuit
US7477090B2 (en) Circuit characteristics controller
TW200634828A (en) Shift register and image display apparatus containing the same
US20070146013A1 (en) Dynamic logic with adaptive keeper
TW200615964A (en) Semiconductor memory device with on-die termination circuit
ATE394830T1 (de) Symmetrischer mischer mit fets
ATE510225T1 (de) Integrierte schaltung mit empfängerjittertoleranzmessung
US8405439B2 (en) Duty cycle adjusting system
WO2009022313A3 (en) Integrated circuit with rf module, electronic device having such an ic and method for testing such a module
CN109565278A (zh) 电压模式驱动器的阻抗和摆幅控制
US20110241736A1 (en) Input buffer
TW200739500A (en) Semiconductor device
US20090167445A1 (en) Ring oscillators for nmos and pmos source to drain leakage and gate leakage
DE602004011809D1 (de) Tstelle
US7508246B2 (en) Performance variation compensating circuit and method
TW200601351A (en) Semiconductor memory device having test mode for data access time
JP2010098590A5 (de)
KR100776751B1 (ko) 전압 공급 장치 및 방법
US6833739B2 (en) Input buffer circuit for semiconductor device
TWI527364B (zh) 免濾波類比輸入ｄ類音訊放大器之截波方法及裝置
TW200511316A (en) Temperature detecting circuit for controlling a self-refresh period of a semiconductor memory device
TW200727216A (en) Dynamic shift registers and disable circuits thereof
TW200729738A (en) Calibration circuitry
TW200709226A (en) Word line driver and circuit system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties