ATE475128T1 - Mehrphasentaktsystem - Google Patents
MehrphasentaktsystemInfo
- Publication number
- ATE475128T1 ATE475128T1 AT08737976T AT08737976T ATE475128T1 AT E475128 T1 ATE475128 T1 AT E475128T1 AT 08737976 T AT08737976 T AT 08737976T AT 08737976 T AT08737976 T AT 08737976T AT E475128 T1 ATE475128 T1 AT E475128T1
- Authority
- AT
- Austria
- Prior art keywords
- clock
- frequency
- clko
- clock signals
- time events
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
- Exchange Systems With Centralized Control (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP07107284 | 2007-05-01 | ||
| PCT/IB2008/051578 WO2008132669A1 (en) | 2007-05-01 | 2008-04-24 | Multi-phase clock system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE475128T1 true ATE475128T1 (de) | 2010-08-15 |
Family
ID=39712322
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT08737976T ATE475128T1 (de) | 2007-05-01 | 2008-04-24 | Mehrphasentaktsystem |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US7936193B2 (de) |
| EP (1) | EP2145243B1 (de) |
| CN (1) | CN101675396B (de) |
| AT (1) | ATE475128T1 (de) |
| DE (1) | DE602008001895D1 (de) |
| WO (1) | WO2008132669A1 (de) |
Families Citing this family (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7764130B2 (en) | 1999-01-22 | 2010-07-27 | Multigig Inc. | Electronic circuitry |
| AU2001256482A1 (en) | 2000-05-11 | 2001-11-26 | Multigig Limited | Electronic pulse generator and oscillator |
| WO2008121857A1 (en) | 2007-03-29 | 2008-10-09 | Multigig Inc. | Wave reversing system and method for a rotary traveling wave oscillator |
| US8913978B2 (en) * | 2007-04-09 | 2014-12-16 | Analog Devices, Inc. | RTWO-based down converter |
| US8742857B2 (en) | 2008-05-15 | 2014-06-03 | Analog Devices, Inc. | Inductance enhanced rotary traveling wave oscillator circuit and method |
| US8885671B1 (en) * | 2010-09-10 | 2014-11-11 | Keysight Technologies, Inc. | System for compensating for periodic noise in time interleaved system |
| US8487710B2 (en) | 2011-12-12 | 2013-07-16 | Analog Devices, Inc. | RTWO-based pulse width modulator |
| US20130169165A1 (en) * | 2011-12-15 | 2013-07-04 | Laurence P. Sadwick | Multi-Phase Lighting Driver |
| US8581668B2 (en) | 2011-12-20 | 2013-11-12 | Analog Devices, Inc. | Oscillator regeneration device |
| US8923375B2 (en) * | 2012-06-29 | 2014-12-30 | Parade Technologies, Inc. | On die jitter tolerance test |
| US9240914B2 (en) * | 2013-01-15 | 2016-01-19 | Samsung Electronics Co., Ltd. | Communication system with frequency synthesis mechanism and method of operation thereof |
| CN104796219B (zh) * | 2014-01-20 | 2018-06-05 | 晨星半导体股份有限公司 | 信号发送方法与相关的信号发送器 |
| US9304535B2 (en) | 2014-02-17 | 2016-04-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Baud rate phase detector with no error latches |
| TWI516946B (zh) * | 2014-04-10 | 2016-01-11 | 智原科技股份有限公司 | 用來進行去偏斜控制之方法與裝置 |
| EP2983295B1 (de) * | 2014-08-04 | 2019-04-10 | Synopsys, Inc. | Verzögerungsregelschleifenanordnung und Verfahren zum Betreiben einer Verzögerungsregelschleife |
| TWI569150B (zh) * | 2016-01-19 | 2017-02-01 | 智原科技股份有限公司 | 用來進行去偏斜控制之方法與裝置 |
| CN106209094B (zh) * | 2016-07-01 | 2018-10-30 | 中国电子科技集团公司第五十八研究所 | 一种基于fpga 50%占空比小数分频的实现方法 |
| US10277233B2 (en) | 2016-10-07 | 2019-04-30 | Analog Devices, Inc. | Apparatus and methods for frequency tuning of rotary traveling wave oscillators |
| US10312922B2 (en) | 2016-10-07 | 2019-06-04 | Analog Devices, Inc. | Apparatus and methods for rotary traveling wave oscillators |
| CN108429549B (zh) * | 2017-02-15 | 2020-10-09 | 华为技术有限公司 | 同源时序自适应方法、装置和芯片 |
| EP3763045A4 (de) * | 2018-03-06 | 2021-09-08 | Telefonaktiebolaget LM Ericsson (publ) | Phasenregelschleifenvorrichtung und verfahren zur taktsynchronisation |
| CN111290556B (zh) * | 2019-02-19 | 2021-12-03 | 展讯通信(上海)有限公司 | 数据处理装置及方法 |
| US11527992B2 (en) | 2019-09-19 | 2022-12-13 | Analog Devices International Unlimited Company | Rotary traveling wave oscillators with distributed stubs |
| US10804919B1 (en) * | 2019-09-24 | 2020-10-13 | Microsoft Technology Licensing, Llc | Dynamic sequential approximation register (SAR) analog-to-digital converter (ADC) (SAR-ADC) clock delay calibration systems and methods |
| CN110971233B (zh) * | 2019-11-04 | 2023-06-06 | 西安电子科技大学 | 一种时域交织adc多相时钟产生电路 |
| KR102819150B1 (ko) * | 2020-05-29 | 2025-06-10 | 에스케이하이닉스 주식회사 | 클럭 보상 회로 |
| US11264949B2 (en) | 2020-06-10 | 2022-03-01 | Analog Devices International Unlimited Company | Apparatus and methods for rotary traveling wave oscillators |
| US11539353B2 (en) | 2021-02-02 | 2022-12-27 | Analog Devices International Unlimited Company | RTWO-based frequency multiplier |
| DE102022114625B3 (de) * | 2022-06-10 | 2023-07-27 | Elmos Semiconductor Se | Zeitgenerator als taktgeber für eine elektronische schaltung |
| CN118677458B (zh) * | 2022-06-30 | 2025-05-13 | 艾尔默斯半导体欧洲股份公司 | 用于产生高频时钟的设备 |
| CN115347971B (zh) * | 2022-08-19 | 2025-02-25 | 湖南兴天电子科技股份有限公司 | 一种多相位时间同步方法、系统、装置和终端设备 |
| CN115441866B (zh) * | 2022-09-16 | 2023-09-01 | 武汉市聚芯微电子有限责任公司 | 基于分频加速的相位追踪环路和方法及电子设备 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4637018A (en) * | 1984-08-29 | 1987-01-13 | Burroughs Corporation | Automatic signal delay adjustment method |
| JPH02105910A (ja) * | 1988-10-14 | 1990-04-18 | Hitachi Ltd | 論理集積回路 |
| US5012142A (en) * | 1989-07-28 | 1991-04-30 | At&T Bell Laboratories | Differential controlled delay elements and skew correcting detector for delay-locked loops and the like |
| US6097765A (en) * | 1995-09-05 | 2000-08-01 | Hughes Electronics Corporation | Method and apparatus for performing digital fractional minimum shift key modulation for a very small aperture terminal |
| US6606365B1 (en) * | 2000-03-02 | 2003-08-12 | Lsi Logic Corporation | Modified first-order digital PLL with frequency locking capability |
| WO2003063337A1 (en) | 2002-01-18 | 2003-07-31 | The Regents Of The University Of California | Cmos phase locked loop with voltage controlled oscillator having realignment to reference and method for the same |
| DE60209329D1 (de) | 2002-11-21 | 2006-04-27 | St Microelectronics Belgium Nv | Genaue Selbstkalibrierung einer einen mehrphasigen Takt erzeugenden Phasenregelschleife |
| US7403559B1 (en) * | 2003-01-03 | 2008-07-22 | Benjamin Fisher | Binary-valued signal modulation compression for high speed cross-correlation |
| US7443258B2 (en) * | 2006-04-06 | 2008-10-28 | Sitime Corporation | Oscillator system having a plurality of microelectromechanical resonators and method of designing, controlling or operating same |
| US7446619B2 (en) * | 2006-06-14 | 2008-11-04 | Sitime Corporation | Temperature measurement system having a plurality of microelectromechanical resonators and method of operating same |
| JP5290589B2 (ja) * | 2008-02-06 | 2013-09-18 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| GB2459108A (en) * | 2008-04-09 | 2009-10-14 | Wolfson Microelectronics Plc | Dithered clock signal generator |
-
2008
- 2008-04-24 US US12/596,872 patent/US7936193B2/en active Active
- 2008-04-24 DE DE602008001895T patent/DE602008001895D1/de active Active
- 2008-04-24 CN CN200880014240XA patent/CN101675396B/zh active Active
- 2008-04-24 EP EP08737976A patent/EP2145243B1/de active Active
- 2008-04-24 WO PCT/IB2008/051578 patent/WO2008132669A1/en not_active Ceased
- 2008-04-24 AT AT08737976T patent/ATE475128T1/de not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| CN101675396A (zh) | 2010-03-17 |
| US7936193B2 (en) | 2011-05-03 |
| EP2145243B1 (de) | 2010-07-21 |
| CN101675396B (zh) | 2011-10-05 |
| US20100085093A1 (en) | 2010-04-08 |
| WO2008132669A1 (en) | 2008-11-06 |
| DE602008001895D1 (de) | 2010-09-02 |
| EP2145243A1 (de) | 2010-01-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ATE475128T1 (de) | Mehrphasentaktsystem | |
| WO2012145117A3 (en) | Memory components and controllers that calibrate multiphase synchronous timing references | |
| TW200709573A (en) | A semiconductor device, spread spectrum clock generator and method thereof | |
| EP4376005A3 (de) | Vorrichtungen und verfahren zur bestimmung einer phasenlage zwischen einem eingangstaktsignal und einem mehrphasigen taktsignal | |
| WO2007130442A3 (en) | System and method for generating local oscillator (lo) signals for a quadrature mixer | |
| TWI267251B (en) | Fractional frequency divider circuit and data transmission apparatus using the same | |
| JP2010273187A5 (ja) | Pll回路 | |
| TW200709587A (en) | Circuit for measuring an eye size of data, and method of measuring the eye size of data | |
| JP2014521279A5 (de) | ||
| WO2009154906A3 (en) | Apparatus and method for multi-phase clock generation | |
| ATE542300T1 (de) | Zeit-digital-wandler und vollständig digitaler phasenregelkreis | |
| GB2466727A (en) | Method and apparatus for clock cycle stealing | |
| WO2011103602A3 (en) | Clock synthesis systems, circuits and methods | |
| WO2009069205A1 (ja) | ビット識別回路 | |
| TW200634480A (en) | Multi-phase clock generator and method thereof | |
| WO2011126614A3 (en) | Apparatus and method to compensate for injection locking | |
| GB2547609A (en) | Synchronizing downhole subs | |
| US8487683B1 (en) | Circuit for generating multi-phase non-overlapping clock signals | |
| DE602005022652D1 (de) | Digitale Phasenkompensation für einen elektronischen Zähler | |
| TW200614678A (en) | Method and apparatus for switching frequency of a system clock | |
| TW200514399A (en) | Clock and data recovery circuit | |
| NO20093354L (no) | Indikasjon og deteksjon av starten av signaloverføring ved bruk av frekvensmultipleksing | |
| WO2008095974A3 (en) | A clock circuit | |
| WO2008102246A3 (en) | An apparatus for generating a plurality of signals | |
| WO2007109224A3 (en) | Serial interface circuit and apparatus including serial interface circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |