ATE426203T1 - Umkonfigurierbares parallelnachschlagetabellensystem - Google Patents

Umkonfigurierbares parallelnachschlagetabellensystem

Info

Publication number
ATE426203T1
ATE426203T1 AT02784666T AT02784666T ATE426203T1 AT E426203 T1 ATE426203 T1 AT E426203T1 AT 02784666 T AT02784666 T AT 02784666T AT 02784666 T AT02784666 T AT 02784666T AT E426203 T1 ATE426203 T1 AT E426203T1
Authority
AT
Austria
Prior art keywords
look
index register
table system
memory
lookup table
Prior art date
Application number
AT02784666T
Other languages
English (en)
Inventor
Yosef Stein
Haim Primo
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Application granted granted Critical
Publication of ATE426203T1 publication Critical patent/ATE426203T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Communication Control (AREA)
  • Devices For Executing Special Programs (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Magnetic Ceramics (AREA)
  • Small-Scale Networks (AREA)
AT02784666T 2002-02-07 2002-11-27 Umkonfigurierbares parallelnachschlagetabellensystem ATE426203T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US35533702P 2002-02-07 2002-02-07
US10/131,007 US6829694B2 (en) 2002-02-07 2002-04-24 Reconfigurable parallel look up table system

Publications (1)

Publication Number Publication Date
ATE426203T1 true ATE426203T1 (de) 2009-04-15

Family

ID=27668039

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02784666T ATE426203T1 (de) 2002-02-07 2002-11-27 Umkonfigurierbares parallelnachschlagetabellensystem

Country Status (8)

Country Link
US (1) US6829694B2 (de)
EP (1) EP1472604B8 (de)
JP (1) JP3947163B2 (de)
CN (1) CN100545818C (de)
AT (1) ATE426203T1 (de)
AU (1) AU2002346595A1 (de)
DE (1) DE60231658D1 (de)
WO (1) WO2003067364A2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7269615B2 (en) * 2001-12-18 2007-09-11 Analog Devices, Inc. Reconfigurable input Galois field linear transformer system
US7283628B2 (en) 2001-11-30 2007-10-16 Analog Devices, Inc. Programmable data encryption engine
US7177891B2 (en) * 2002-10-09 2007-02-13 Analog Devices, Inc. Compact Galois field multiplier engine
US6766345B2 (en) 2001-11-30 2004-07-20 Analog Devices, Inc. Galois field multiplier system
US7082452B2 (en) * 2001-11-30 2006-07-25 Analog Devices, Inc. Galois field multiply/multiply-add/multiply accumulate
US7895253B2 (en) 2001-11-30 2011-02-22 Analog Devices, Inc. Compound Galois field engine and Galois field divider and square root engine and method
US7508937B2 (en) * 2001-12-18 2009-03-24 Analog Devices, Inc. Programmable data encryption engine for advanced encryption standard algorithm
US6941446B2 (en) * 2002-01-21 2005-09-06 Analog Devices, Inc. Single instruction multiple data array cell
US7000090B2 (en) * 2002-01-21 2006-02-14 Analog Devices, Inc. Center focused single instruction multiple data (SIMD) array system
US6865661B2 (en) * 2002-01-21 2005-03-08 Analog Devices, Inc. Reconfigurable single instruction multiple data array
US7421076B2 (en) * 2003-09-17 2008-09-02 Analog Devices, Inc. Advanced encryption standard (AES) engine with real time S-box generation
US7512647B2 (en) * 2004-11-22 2009-03-31 Analog Devices, Inc. Condensed Galois field computing system
US8285972B2 (en) * 2005-10-26 2012-10-09 Analog Devices, Inc. Lookup table addressing system and method
US8024551B2 (en) * 2005-10-26 2011-09-20 Analog Devices, Inc. Pipelined digital signal processor
US7728744B2 (en) * 2005-10-26 2010-06-01 Analog Devices, Inc. Variable length decoder system and method
US7478119B2 (en) * 2006-07-03 2009-01-13 Sun Microsystems, Inc. System and method for transposing memory patterns within the physical memory space
US8301990B2 (en) * 2007-09-27 2012-10-30 Analog Devices, Inc. Programmable compute unit with internal register and bit FIFO for executing Viterbi code
DE102007051345A1 (de) * 2007-10-26 2009-04-30 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Explosivstoffladung
US8384722B1 (en) 2008-12-17 2013-02-26 Matrox Graphics, Inc. Apparatus, system and method for processing image data using look up tables
US20110052059A1 (en) * 2009-08-27 2011-03-03 Canon Kabushiki Kaisha Generating image histogram by parallel processing
US20120201373A1 (en) * 2011-02-03 2012-08-09 Futurewei Technologies, Inc. Design of a Good General-Purpose Hash Function with Limited Resources
US9141131B2 (en) * 2011-08-26 2015-09-22 Cognitive Electronics, Inc. Methods and systems for performing exponentiation in a parallel processing environment
US10936570B2 (en) 2017-12-22 2021-03-02 Teradata Us, Inc. Online and dynamic table reconfiguration
JP2023077933A (ja) * 2021-11-25 2023-06-06 日本無線株式会社 鋸波電圧生成器

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1181461B (de) 1963-10-08 1964-11-12 Telefunken Patent Adressenaddierwerk einer programm-gesteuerten Rechenmaschine
JP2614916B2 (ja) 1988-04-27 1997-05-28 日本電気株式会社 記憶アクセス制御装置
US5062057A (en) * 1988-12-09 1991-10-29 E-Machines Incorporated Computer display controller with reconfigurable frame buffer memory
US5386523A (en) 1992-01-10 1995-01-31 Digital Equipment Corporation Addressing scheme for accessing a portion of a large memory space
KR0135846B1 (ko) 1994-02-02 1998-06-15 김광호 룩-업-테이블장치
US5832290A (en) 1994-06-13 1998-11-03 Hewlett-Packard Co. Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems
US5839072A (en) * 1996-03-26 1998-11-17 Ericsson Inc. Routing an incoming call to a ported mobile station within a telecommunications network
US5996066A (en) 1996-10-10 1999-11-30 Sun Microsystems, Inc. Partitioned multiply and add/subtract instruction for CPU with integrated graphics functions
US6223320B1 (en) 1998-02-10 2001-04-24 International Business Machines Corporation Efficient CRC generation utilizing parallel table lookup operations
GB9806687D0 (en) * 1998-03-27 1998-05-27 Memory Corp Plc Memory system
US6138208A (en) 1998-04-13 2000-10-24 International Business Machines Corporation Multiple level cache memory with overlapped L1 and L2 memory access
US5996057A (en) 1998-04-17 1999-11-30 Apple Data processing system and method of permutation with replication within a vector register file
US6446198B1 (en) * 1999-09-30 2002-09-03 Apple Computer, Inc. Vectorized table lookup
US6539477B1 (en) * 2000-03-03 2003-03-25 Chameleon Systems, Inc. System and method for control synthesis using a reachable states look-up table
US6480845B1 (en) * 2000-06-14 2002-11-12 Bull Hn Information Systems Inc. Method and data processing system for emulating virtual memory working spaces
ATE403974T1 (de) * 2001-05-16 2008-08-15 Nxp Bv Rekonfigurierbare logik-vorrichtung
US7283628B2 (en) * 2001-11-30 2007-10-16 Analog Devices, Inc. Programmable data encryption engine
US7508937B2 (en) * 2001-12-18 2009-03-24 Analog Devices, Inc. Programmable data encryption engine for advanced encryption standard algorithm

Also Published As

Publication number Publication date
EP1472604A4 (de) 2008-03-26
JP3947163B2 (ja) 2007-07-18
CN100545818C (zh) 2009-09-30
US6829694B2 (en) 2004-12-07
JP2005517233A (ja) 2005-06-09
WO2003067364A3 (en) 2003-10-02
CN1623141A (zh) 2005-06-01
AU2002346595A8 (en) 2003-09-02
EP1472604B8 (de) 2009-11-25
US20030149857A1 (en) 2003-08-07
WO2003067364A2 (en) 2003-08-14
AU2002346595A1 (en) 2003-09-02
EP1472604B1 (de) 2009-03-18
DE60231658D1 (de) 2009-04-30
EP1472604A2 (de) 2004-11-03

Similar Documents

Publication Publication Date Title
ATE426203T1 (de) Umkonfigurierbares parallelnachschlagetabellensystem
WO2001043346A3 (en) Method and apparatus for longest match address lookup
TW200739588A (en) Reconfigurable memory block redundancy to repair defective input/output lines
ATE339006T1 (de) Pufferanordnung für speicher
TW345660B (en) Stabilization circuits and techniques for storage and retrieval of single or multiple digital bits per memory cell
WO2001025929A3 (en) A shared write buffer for use by multiple processor units
TW200729216A (en) Resistive memory devices including selected reference memory cells
AU2003299536A8 (en) Methods and systems for fast binary network address lookups using parent node information stored in routing tables entries
DE602005017651D1 (de) Mehrspalten-adressierungsmodus-speichersystem mit einem integrierten schaltungsspeicherbaustein
AU2003228273A1 (en) Vlan table management for memory efficient lookups and inserts in hardware-based packet switches
WO2008051350A3 (en) Mapping primary operations sequences of an algorithm in ram
TW200721190A (en) Semiconductor device
TW200710722A (en) Microprocessor including a configurable translation lookaside buffer
ATE229219T1 (de) Speicheranordnung mit adressverwürfelung
GB2383868A (en) Cache dynamically configured for simultaneous accesses by multiple computing engines
WO2003052577A3 (en) Cache storage system and method
TW200511110A (en) Store-to-load forwarding buffer using indexed lookup
JPS5617467A (en) Word-to-word connection approval unit
DE60222406D1 (de) Geänderter harvard-architektur prozessor, mit program-speicher eingemapptem daten-speicher und schutz vor der fehlerhaften durchführung
TW200643967A (en) Storage circuit and method therefor
ATE521033T1 (de) Dynamisch umkonfigurierbarer datenraum
SE9903460D0 (sv) Method and system for fast routing lookups
DE60209761D1 (de) Anschluss mehrerer prozessoren auf externen speicher mit burst mode
WO2005106700A3 (en) Set based data store
WO2004021653A3 (en) Method for address table lookup

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties