JP2005517233A - 再構成可能な並列ルックアップテーブルシステム - Google Patents
再構成可能な並列ルックアップテーブルシステム Download PDFInfo
- Publication number
- JP2005517233A JP2005517233A JP2003566649A JP2003566649A JP2005517233A JP 2005517233 A JP2005517233 A JP 2005517233A JP 2003566649 A JP2003566649 A JP 2003566649A JP 2003566649 A JP2003566649 A JP 2003566649A JP 2005517233 A JP2005517233 A JP 2005517233A
- Authority
- JP
- Japan
- Prior art keywords
- index register
- lookup table
- memory
- value
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Communication Control (AREA)
- Devices For Executing Special Programs (AREA)
- Exchange Systems With Centralized Control (AREA)
- Magnetic Ceramics (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
るように、レジスタ14bのステージ62からの8ビットは、レジスタ12bからのステージ60の8ビットに対して左に3ビットシフトされている。これにより、実質上ステージ62内の値に8が掛けられる。次いでこの2つを組み合わせたとき(通常は論理和を取ったとき)、その結果は第3ビット72、第7ビット74、および第9ビット76に1が存在する9ビットアドレス70であり、9ビットアドレス70は265+64+4=324を表し、これは、図2および3に関連して先に説明したように適切なアドレスである。
10f 再構成可能並列ルックアップシステム
10g 再構成可能並列ルックアップテーブルシステム
10h 再構成可能並列ルックアップテーブルシステム
12 行インデックスレジスタ
12a インデックスレジスタ
12f 行インデックスレジスタ
14 列インデックスレジスタ
14a 列インデックスレジスタ
14f 列インデックスレジスタ
14g レジスタ
16 アドレス変換回路
16f アドレス変換回路
18 メモリ
18a メモリ
18b メモリ
18c メモリ
18d メモリ
18e メモリ
18f メモリ
20 出力レジスタ
52 加算器
60 ステージ
60f ステージ
60g1-60g8 ステージ
62f ステージ
62g1-62g8 ステージ
62h1-62h8 ステージ
90 OR回路
92 OR回路
94 OR回路
96 メモリアドレスバス
100 ORゲート
102 ORゲート
104 ORゲート
106 ORゲート
108 ORゲート
110 出力
120 ルックアップテーブル
122 ルックアップテーブル
124 ルックアップテーブル
126 ルックアップテーブル
128 ルックアップテーブル
130 ルックアップテーブル
132 ルックアップテーブル
134 ルックアップテーブル
Claims (4)
- メモリと、
前記メモリに格納された複数のルックアップテーブルと、
前記ルックアップテーブル内をルックアップすべき値を保持する行インデックスレジスタと、
前記メモリ内に格納された前記各ルックアップテーブルの開始アドレスを表す値を格納する列インデックスレジスタと、
前記列インデックスレジスタおよび前記行インデックスレジスタに応答し、前記行インデックスレジスタ中の各値についてアドレスを同時に生成し、各ルックアップテーブル内のそうした値の関数の位置を並列に突き止めるアドレス変換回路とを備える再構成可能並列ルックアップテーブルシステム。 - 前記アドレス変換回路が、開始アドレスを表す値に各列の長さを掛ける乗算器回路と、前記行インデックスレジスタ内の値を前記乗算器回路の出力と組み合わせる加算器回路とを含む請求項1に記載の再構成可能並列ルックアップテーブルシステム。
- 前記アドレス変換回路が、前記行インデックスレジスタ内の前記値を、前記行インデックスレジスタ内の値に対してNビットだけMSBに向けてシフトした前記列インデックスレジスタ内の前記値と組み合わせるOR回路を含む請求項1に記載の再構成可能並列ルックアップテーブルシステム。
- 前記ルックアップテーブルがすべて同一サイズである請求項1に記載の再構成可能並列ルックアップテーブルシステム。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US35533702P | 2002-02-07 | 2002-02-07 | |
US10/131,007 US6829694B2 (en) | 2002-02-07 | 2002-04-24 | Reconfigurable parallel look up table system |
PCT/US2002/038261 WO2003067364A2 (en) | 2002-02-07 | 2002-11-27 | Reconfigurable parallel look up table system |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005517233A true JP2005517233A (ja) | 2005-06-09 |
JP3947163B2 JP3947163B2 (ja) | 2007-07-18 |
Family
ID=27668039
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003566649A Expired - Fee Related JP3947163B2 (ja) | 2002-02-07 | 2002-11-27 | 再構成可能な並列ルックアップテーブルシステム |
Country Status (8)
Country | Link |
---|---|
US (1) | US6829694B2 (ja) |
EP (1) | EP1472604B8 (ja) |
JP (1) | JP3947163B2 (ja) |
CN (1) | CN100545818C (ja) |
AT (1) | ATE426203T1 (ja) |
AU (1) | AU2002346595A1 (ja) |
DE (1) | DE60231658D1 (ja) |
WO (1) | WO2003067364A2 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009514097A (ja) * | 2005-10-26 | 2009-04-02 | アナログ デバイシーズ インク | 改善されたパイプライン化デジタル信号プロセッサ |
JP2009514096A (ja) * | 2005-10-26 | 2009-04-02 | アナログ デバイシーズ インク | 参照テーブルアドレス指定システム及び方法 |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6766345B2 (en) | 2001-11-30 | 2004-07-20 | Analog Devices, Inc. | Galois field multiplier system |
US7269615B2 (en) * | 2001-12-18 | 2007-09-11 | Analog Devices, Inc. | Reconfigurable input Galois field linear transformer system |
US7082452B2 (en) * | 2001-11-30 | 2006-07-25 | Analog Devices, Inc. | Galois field multiply/multiply-add/multiply accumulate |
US7177891B2 (en) * | 2002-10-09 | 2007-02-13 | Analog Devices, Inc. | Compact Galois field multiplier engine |
US7895253B2 (en) | 2001-11-30 | 2011-02-22 | Analog Devices, Inc. | Compound Galois field engine and Galois field divider and square root engine and method |
US7283628B2 (en) | 2001-11-30 | 2007-10-16 | Analog Devices, Inc. | Programmable data encryption engine |
US7508937B2 (en) * | 2001-12-18 | 2009-03-24 | Analog Devices, Inc. | Programmable data encryption engine for advanced encryption standard algorithm |
US6865661B2 (en) * | 2002-01-21 | 2005-03-08 | Analog Devices, Inc. | Reconfigurable single instruction multiple data array |
US6941446B2 (en) * | 2002-01-21 | 2005-09-06 | Analog Devices, Inc. | Single instruction multiple data array cell |
US7000090B2 (en) * | 2002-01-21 | 2006-02-14 | Analog Devices, Inc. | Center focused single instruction multiple data (SIMD) array system |
US7421076B2 (en) * | 2003-09-17 | 2008-09-02 | Analog Devices, Inc. | Advanced encryption standard (AES) engine with real time S-box generation |
US7512647B2 (en) * | 2004-11-22 | 2009-03-31 | Analog Devices, Inc. | Condensed Galois field computing system |
US7728744B2 (en) * | 2005-10-26 | 2010-06-01 | Analog Devices, Inc. | Variable length decoder system and method |
US7478119B2 (en) * | 2006-07-03 | 2009-01-13 | Sun Microsystems, Inc. | System and method for transposing memory patterns within the physical memory space |
US8301990B2 (en) * | 2007-09-27 | 2012-10-30 | Analog Devices, Inc. | Programmable compute unit with internal register and bit FIFO for executing Viterbi code |
DE102007051345A1 (de) * | 2007-10-26 | 2009-04-30 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Explosivstoffladung |
US8384722B1 (en) | 2008-12-17 | 2013-02-26 | Matrox Graphics, Inc. | Apparatus, system and method for processing image data using look up tables |
US20110052059A1 (en) * | 2009-08-27 | 2011-03-03 | Canon Kabushiki Kaisha | Generating image histogram by parallel processing |
US20120201373A1 (en) * | 2011-02-03 | 2012-08-09 | Futurewei Technologies, Inc. | Design of a Good General-Purpose Hash Function with Limited Resources |
US9141131B2 (en) * | 2011-08-26 | 2015-09-22 | Cognitive Electronics, Inc. | Methods and systems for performing exponentiation in a parallel processing environment |
US10936570B2 (en) | 2017-12-22 | 2021-03-02 | Teradata Us, Inc. | Online and dynamic table reconfiguration |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE1181461B (de) | 1963-10-08 | 1964-11-12 | Telefunken Patent | Adressenaddierwerk einer programm-gesteuerten Rechenmaschine |
JP2614916B2 (ja) * | 1988-04-27 | 1997-05-28 | 日本電気株式会社 | 記憶アクセス制御装置 |
US5062057A (en) * | 1988-12-09 | 1991-10-29 | E-Machines Incorporated | Computer display controller with reconfigurable frame buffer memory |
US5386523A (en) | 1992-01-10 | 1995-01-31 | Digital Equipment Corporation | Addressing scheme for accessing a portion of a large memory space |
KR0135846B1 (ko) | 1994-02-02 | 1998-06-15 | 김광호 | 룩-업-테이블장치 |
US5832290A (en) | 1994-06-13 | 1998-11-03 | Hewlett-Packard Co. | Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems |
US5839072A (en) * | 1996-03-26 | 1998-11-17 | Ericsson Inc. | Routing an incoming call to a ported mobile station within a telecommunications network |
US5996066A (en) | 1996-10-10 | 1999-11-30 | Sun Microsystems, Inc. | Partitioned multiply and add/subtract instruction for CPU with integrated graphics functions |
US6223320B1 (en) | 1998-02-10 | 2001-04-24 | International Business Machines Corporation | Efficient CRC generation utilizing parallel table lookup operations |
GB9806687D0 (en) * | 1998-03-27 | 1998-05-27 | Memory Corp Plc | Memory system |
US6138208A (en) | 1998-04-13 | 2000-10-24 | International Business Machines Corporation | Multiple level cache memory with overlapped L1 and L2 memory access |
US5996057A (en) | 1998-04-17 | 1999-11-30 | Apple | Data processing system and method of permutation with replication within a vector register file |
US6446198B1 (en) * | 1999-09-30 | 2002-09-03 | Apple Computer, Inc. | Vectorized table lookup |
US6539477B1 (en) * | 2000-03-03 | 2003-03-25 | Chameleon Systems, Inc. | System and method for control synthesis using a reachable states look-up table |
US6480845B1 (en) * | 2000-06-14 | 2002-11-12 | Bull Hn Information Systems Inc. | Method and data processing system for emulating virtual memory working spaces |
DE60228083D1 (de) * | 2001-05-16 | 2008-09-18 | Nxp Bv | Rekonfigurierbare logik-vorrichtung |
US7283628B2 (en) * | 2001-11-30 | 2007-10-16 | Analog Devices, Inc. | Programmable data encryption engine |
US7508937B2 (en) * | 2001-12-18 | 2009-03-24 | Analog Devices, Inc. | Programmable data encryption engine for advanced encryption standard algorithm |
-
2002
- 2002-04-24 US US10/131,007 patent/US6829694B2/en not_active Expired - Lifetime
- 2002-11-27 AU AU2002346595A patent/AU2002346595A1/en not_active Abandoned
- 2002-11-27 CN CNB028284852A patent/CN100545818C/zh not_active Expired - Fee Related
- 2002-11-27 AT AT02784666T patent/ATE426203T1/de not_active IP Right Cessation
- 2002-11-27 JP JP2003566649A patent/JP3947163B2/ja not_active Expired - Fee Related
- 2002-11-27 EP EP02784666A patent/EP1472604B8/en not_active Expired - Lifetime
- 2002-11-27 DE DE60231658T patent/DE60231658D1/de not_active Expired - Lifetime
- 2002-11-27 WO PCT/US2002/038261 patent/WO2003067364A2/en active Application Filing
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009514097A (ja) * | 2005-10-26 | 2009-04-02 | アナログ デバイシーズ インク | 改善されたパイプライン化デジタル信号プロセッサ |
JP2009514096A (ja) * | 2005-10-26 | 2009-04-02 | アナログ デバイシーズ インク | 参照テーブルアドレス指定システム及び方法 |
JP2014038640A (ja) * | 2005-10-26 | 2014-02-27 | Analog Devices Inc | 改善されたパイプライン化デジタル信号プロセッサ |
Also Published As
Publication number | Publication date |
---|---|
WO2003067364A2 (en) | 2003-08-14 |
JP3947163B2 (ja) | 2007-07-18 |
ATE426203T1 (de) | 2009-04-15 |
US6829694B2 (en) | 2004-12-07 |
EP1472604A4 (en) | 2008-03-26 |
CN100545818C (zh) | 2009-09-30 |
AU2002346595A8 (en) | 2003-09-02 |
CN1623141A (zh) | 2005-06-01 |
EP1472604B8 (en) | 2009-11-25 |
WO2003067364A3 (en) | 2003-10-02 |
EP1472604B1 (en) | 2009-03-18 |
EP1472604A2 (en) | 2004-11-03 |
DE60231658D1 (de) | 2009-04-30 |
US20030149857A1 (en) | 2003-08-07 |
AU2002346595A1 (en) | 2003-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3947163B2 (ja) | 再構成可能な並列ルックアップテーブルシステム | |
JP5478068B2 (ja) | 改善されたパイプライン化デジタル信号プロセッサ | |
US20100272227A1 (en) | Electronic device, barrel shifter unit and method of barrel shifting | |
US7650322B2 (en) | Method and apparatus for mapping the primary operational sequences of an algorithm in a compute unit having an internal random access memory | |
GB2537371B (en) | Modulo calculation using polynomials | |
CN111563281B (zh) | 一种支持多种加解密算法的处理器及其实现方法 | |
US11543977B2 (en) | Semiconductor device and semiconductor storage device | |
US6844834B2 (en) | Processor, encoder, decoder, and electronic apparatus | |
US10320412B2 (en) | Memory compression operable for non-contiguous write/read addresses | |
US6313767B1 (en) | Decoding apparatus and method | |
JP2009171347A (ja) | 演算ユニット、エラー訂正復号回路及び誤り位置多項式の演算方法 | |
JP2003296302A (ja) | 行列演算処理装置 | |
JPS6114540B2 (ja) | ||
US6609142B1 (en) | Method of performing multiplication with accumulation in a Galois body | |
JP2007174312A (ja) | 符号化回路およびデジタル信号処理回路 | |
JP6219631B2 (ja) | 論理演算装置 | |
CN112955878A (zh) | 实施神经网络的激活逻辑的装置及其方法 | |
US9760110B2 (en) | Lookup table sharing for memory-based computing | |
KR100866929B1 (ko) | 컨벌루셔널 터보 코드에서 사용되는 인터리버의 인터리브드 주소 발생기, 그 방법 및 씨티씨에서 사용되는 인터리버 | |
KR20090025671A (ko) | 선형 부호 생성 장치 및 방법 | |
JP2017174478A (ja) | 半導体装置、検索システムおよび検索方法 | |
KR20020082699A (ko) | 리드-솔로몬 부호화 및 복호화를 위한 프로그래머블프로세서의 유한체 연산기 회로 및 연산방법 | |
JPH0326579B2 (ja) | ||
KR20080051537A (ko) | 역믹스컬럼블록 장치 및 이를 이용한 곱셈연산방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060718 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060725 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20061025 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20061101 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070125 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070313 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070412 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100420 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110420 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120420 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120420 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130420 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130420 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140420 Year of fee payment: 7 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |