ATE393525T1 - Verfahren und vorrichtung zum entsynchronisieren eines ds-3-signals und/oder eines e3-signals aus dem datenteil eines sts/stm-nutzsignals - Google Patents

Verfahren und vorrichtung zum entsynchronisieren eines ds-3-signals und/oder eines e3-signals aus dem datenteil eines sts/stm-nutzsignals

Info

Publication number
ATE393525T1
ATE393525T1 AT02734195T AT02734195T ATE393525T1 AT E393525 T1 ATE393525 T1 AT E393525T1 AT 02734195 T AT02734195 T AT 02734195T AT 02734195 T AT02734195 T AT 02734195T AT E393525 T1 ATE393525 T1 AT E393525T1
Authority
AT
Austria
Prior art keywords
fifo
signal
write
read
desynchronizer
Prior art date
Application number
AT02734195T
Other languages
English (en)
Inventor
Daniel Upp
Original Assignee
Transwitch Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Transwitch Corp filed Critical Transwitch Corp
Application granted granted Critical
Publication of ATE393525T1 publication Critical patent/ATE393525T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Electrotherapy Devices (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Interface Circuits In Exchanges (AREA)
AT02734195T 2001-05-25 2002-05-06 Verfahren und vorrichtung zum entsynchronisieren eines ds-3-signals und/oder eines e3-signals aus dem datenteil eines sts/stm-nutzsignals ATE393525T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/865,324 US6463111B1 (en) 2001-05-25 2001-05-25 Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from the data portion of an STS-STM payload

Publications (1)

Publication Number Publication Date
ATE393525T1 true ATE393525T1 (de) 2008-05-15

Family

ID=25345248

Family Applications (1)

Application Number Title Priority Date Filing Date
AT02734195T ATE393525T1 (de) 2001-05-25 2002-05-06 Verfahren und vorrichtung zum entsynchronisieren eines ds-3-signals und/oder eines e3-signals aus dem datenteil eines sts/stm-nutzsignals

Country Status (7)

Country Link
US (1) US6463111B1 (de)
EP (1) EP1400079B1 (de)
CN (1) CN100380898C (de)
AT (1) ATE393525T1 (de)
DE (1) DE60226234T2 (de)
TW (1) TWI225741B (de)
WO (1) WO2002098087A1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6711227B1 (en) * 1999-02-05 2004-03-23 Broadcom Corporation Synchronizing method and apparatus
US7075951B1 (en) * 2001-11-29 2006-07-11 Redback Networks Inc. Method and apparatus for the operation of a storage unit in a network element
US7227876B1 (en) * 2002-01-28 2007-06-05 Pmc-Sierra, Inc. FIFO buffer depth estimation for asynchronous gapped payloads
DE10231648B4 (de) * 2002-07-12 2007-05-03 Infineon Technologies Ag Verfahren und Vorrichtung zur Stuffing-Regelung
US7180914B2 (en) * 2002-08-19 2007-02-20 Applied Micro Circuits Corporation Efficient asynchronous stuffing insertion and destuffing removal circuit
CN100417106C (zh) * 2003-03-12 2008-09-03 中兴通讯股份有限公司 一种用于2m映射片中的去泄漏方法
CN1787412B (zh) * 2004-12-08 2010-05-05 中兴通讯股份有限公司 一种基于双端ram的时分复用的au指针解释器
EP1708080A1 (de) * 2005-03-31 2006-10-04 STMicroelectronics Pvt. Ltd FIFO-Speicher mit konfigurierbarer Länge
CN1848717B (zh) * 2005-04-15 2011-04-06 华为技术有限公司 获得异步解映射时钟的方法及电路
CN1855786B (zh) * 2005-04-19 2010-05-05 中兴通讯股份有限公司 一种基于非整数泄露率的支路信号恢复方法及其装置
ITMI20051286A1 (it) * 2005-07-08 2007-01-09 Alcatel Italia Dispositivo e metodo per mappare-demappare in segnale tributario in-da trame di trasporto
WO2007016823A1 (fr) * 2005-08-05 2007-02-15 Zte Corporation Procédé et appareil de récupération d'un signal de dérivation fondé sur le débit de fuite non entier
CN101176302B (zh) * 2005-11-02 2010-10-06 中兴通讯股份有限公司 一种基于非整数泄露率的支路信号恢复方法及其装置
EP1798882B1 (de) * 2005-12-14 2011-08-03 Alcatel Lucent Verfahren und Vorrichtung zur Rückabbildung einer Untersystemeinheit und zur Zurückgewinnung des Synchronismus der niedrigen Untersystemeinheit
US8149871B2 (en) * 2009-02-13 2012-04-03 Cisco Technology, Inc. Pointer offset mechanism enabling cost effective SONET/SDH mapping/demapping over ethernet
US8228216B2 (en) * 2010-09-08 2012-07-24 Hewlett-Packard Development Company, L.P. Systems and methods for data compression
CN104219015B (zh) * 2013-06-03 2018-05-25 中兴通讯股份有限公司 一种sdh中支路信号的时钟和数据恢复方法及装置
CN108108148B (zh) * 2016-11-24 2021-11-16 舒尔电子(苏州)有限公司 一种数据处理方法和装置
CN106603216B (zh) * 2016-12-06 2019-12-10 广东高云半导体科技股份有限公司 一种无线微波通信系统的e1定时恢复装置及其应用

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4159535A (en) 1978-01-23 1979-06-26 Rockwell International Corporation Framing and elastic store circuit apparatus
FR2482806A1 (fr) 1980-05-19 1981-11-20 France Etat Procede et dispositif de synchronisation de signal numerique
US4347620A (en) 1980-09-16 1982-08-31 Northern Telecom Limited Method of and apparatus for regenerating a signal frequency in a digital signal transmission system
US4674088A (en) 1985-03-07 1987-06-16 Northern Telecom Limited Method and apparatus for detecting frame synchronization
US4964142A (en) 1987-07-15 1990-10-16 Kadiresan Annamalai Receiver synchronization in encoder/decoder
US5033064A (en) 1988-12-09 1991-07-16 Transwitch Corporation Clock dejitter circuit for regenerating DS1 signal
US4928275A (en) 1989-05-26 1990-05-22 Northern Telecom Limited Synchronization of asynchronous data signals
US5297180A (en) 1989-11-17 1994-03-22 Transwitch Corporation Digital clock dejitter circuits for regenerating clock signals with minimal jitter
ES2146576T3 (es) * 1990-03-14 2000-08-16 Cit Alcatel Disposicion de bucle con enganche de pase.
US5052025A (en) 1990-08-24 1991-09-24 At&T Bell Laboratories Synchronous digital signal to asynchronous digital signal desynchronizer
US5157655A (en) 1990-10-31 1992-10-20 Transwitch Corp. Apparatus for generating a ds-3 signal from the data component of an sts-1 payload signal
US5285206A (en) * 1992-08-25 1994-02-08 Alcatel Network Systems, Inc. Phase detector for elastic store
US5548534A (en) * 1994-07-08 1996-08-20 Transwitch Corporation Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signal
US6064706A (en) * 1996-05-01 2000-05-16 Alcatel Usa, Inc. Apparatus and method of desynchronizing synchronously mapped asynchronous data

Also Published As

Publication number Publication date
TWI225741B (en) 2004-12-21
EP1400079B1 (de) 2008-04-23
EP1400079A1 (de) 2004-03-24
CN1511400A (zh) 2004-07-07
US6463111B1 (en) 2002-10-08
DE60226234T2 (de) 2009-05-28
DE60226234D1 (de) 2008-06-05
WO2002098087A1 (en) 2002-12-05
EP1400079A4 (de) 2006-04-05
CN100380898C (zh) 2008-04-09

Similar Documents

Publication Publication Date Title
ATE393525T1 (de) Verfahren und vorrichtung zum entsynchronisieren eines ds-3-signals und/oder eines e3-signals aus dem datenteil eines sts/stm-nutzsignals
US5404380A (en) Desynchronizer for adjusting the read data rate of payload data received over a digital communication network transmitting payload data within frames
KR900014984A (ko) 2개 비동기 클럭신호간의 시간지연의 출력신호표시를 제공하는 회로소자와 방법
US8386828B1 (en) Circuit for estimating latency through a FIFO buffer
US5297180A (en) Digital clock dejitter circuits for regenerating clock signals with minimal jitter
CN104393981B (zh) 一种多路测量数据并行的时间标记方法及系统
Cosart et al. Time domain analysis and its practical application to the measurement of phase noise and jitter
ATE294464T1 (de) Frequenzdetektor für taktjitter in einem taktrückgewinnungssystem
US6901527B2 (en) Synchronizing multiple time stamps distributed within a computer system with main time of day register
US7227876B1 (en) FIFO buffer depth estimation for asynchronous gapped payloads
US6836854B2 (en) DS3 Desynchronizer with a module for providing uniformly gapped data signal to a PLL module for providing a smooth output data signal
CN107154800B (zh) 一种锁相环失锁的检测系统及检测方法
CN103905137B (zh) 基于fpga的同步脉冲抖动抑制方法及系统
US7516032B2 (en) Resolution in measuring the pulse width of digital signals
TW200723695A (en) Phase error determination method and digital phase-locked loop system
SE9301327D0 (sv) Sammansatt klocksignal
US8498373B2 (en) Generating a regularly synchronised count value
US6859027B2 (en) Device and method for measuring jitter in phase locked loops
KR100280203B1 (ko) 비트 리킹 장치
CN101359014B (zh) 内建抖动测量电路
JP2007010593A (ja) 周波数測定回路及びそれを用いた振動センサ式差圧・圧力伝送器
El-Ela et al. Desynchronizer circuit in SDH system using digital PLL
JP2002026704A (ja) クロック異常検出装置及びその方法
EP1742399A1 (de) Verfahren und Vorrichtung zum Mapping/Demapping eines Tributary-Signals auf einen/von einem Synchronisationsrahmen
US9065610B2 (en) Method and apparatus for smoothing jitter generated by byte stuffing

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties