ATE360299T1 - Digitaltaktfilter - Google Patents

Digitaltaktfilter

Info

Publication number
ATE360299T1
ATE360299T1 AT04293123T AT04293123T ATE360299T1 AT E360299 T1 ATE360299 T1 AT E360299T1 AT 04293123 T AT04293123 T AT 04293123T AT 04293123 T AT04293123 T AT 04293123T AT E360299 T1 ATE360299 T1 AT E360299T1
Authority
AT
Austria
Prior art keywords
signal
auxiliary clock
rate
data
clock
Prior art date
Application number
AT04293123T
Other languages
English (en)
Inventor
Michael Dr Wolf
Wolfgang Thiele
Original Assignee
Alcatel Lucent
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Lucent filed Critical Alcatel Lucent
Application granted granted Critical
Publication of ATE360299T1 publication Critical patent/ATE360299T1/de

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
AT04293123T 2004-12-23 2004-12-23 Digitaltaktfilter ATE360299T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP04293123A EP1675291B1 (de) 2004-12-23 2004-12-23 Digitaltaktfilter

Publications (1)

Publication Number Publication Date
ATE360299T1 true ATE360299T1 (de) 2007-05-15

Family

ID=34931656

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04293123T ATE360299T1 (de) 2004-12-23 2004-12-23 Digitaltaktfilter

Country Status (5)

Country Link
US (1) US7702946B2 (de)
EP (1) EP1675291B1 (de)
CN (1) CN1794618B (de)
AT (1) ATE360299T1 (de)
DE (1) DE602004006008T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8761207B2 (en) 2009-04-30 2014-06-24 Centurylink Intellectual Property Llc System and method for advanced adaptive pseudowire
US20160294591A1 (en) 2015-03-31 2016-10-06 Alcatel-Lucent Usa Inc. Multichannel receiver
GB2542148B (en) * 2015-09-09 2019-12-04 Imagination Tech Ltd Synchronising devices
GB2542149B (en) * 2015-09-09 2019-11-27 Imagination Tech Ltd Synchronising devices
US10033443B2 (en) 2016-04-15 2018-07-24 Alcatel-Lucent Usa Inc. MIMO transceiver suitable for a massive-MIMO system
US10056890B2 (en) * 2016-06-24 2018-08-21 Exar Corporation Digital controlled oscillator based clock generator for multi-channel design
TWI789114B (zh) * 2021-11-12 2023-01-01 新唐科技股份有限公司 時脈濾波裝置、時脈濾波器與脈波產生器

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2662885B1 (fr) * 1990-05-29 1993-01-29 Cit Alcatel Dispositif de multiplexage temporel de trains numeriques plesiochrones.
GB9114841D0 (en) * 1991-07-10 1991-08-28 Gpt Ltd Sdh data transmission timing
JP2725692B2 (ja) * 1995-05-12 1998-03-11 日本電気株式会社 １４０ｍクロック・ｓｔｍ−１電気クロック生成方式
US6404247B1 (en) * 1995-11-13 2002-06-11 Industrial Technology Research Institute All digital phase-locked loop
EP1343261B1 (de) * 2002-02-28 2005-10-05 Alcatel Plesiochroner Demultiplexer
US7286568B2 (en) * 2002-09-03 2007-10-23 Intel Corporation Techniques to generate a clock signal
US7164297B2 (en) * 2005-03-31 2007-01-16 Freescale Semiconductor, Inc. Multiple reference clock synthesizer

Also Published As

Publication number Publication date
CN1794618B (zh) 2011-07-20
EP1675291A1 (de) 2006-06-28
DE602004006008T2 (de) 2007-12-20
US7702946B2 (en) 2010-04-20
CN1794618A (zh) 2006-06-28
DE602004006008D1 (de) 2007-05-31
EP1675291B1 (de) 2007-04-18
US20060140222A1 (en) 2006-06-29

Similar Documents

Publication Publication Date Title
AU2003265818A1 (en) Synchronous mirror delay (smd) circuit and method including a ring oscillator for timing coarse and fine delay intervals
TW200721672A (en) System and method for clock switching
JPS53114651A (en) Electronic circuit
TW200623006A (en) Shift register and method for driving the same
EP0119616A3 (de) Programmierbare Verzögerungsschaltung
AU683645B2 (en) Bit synchronizer
KR950033826A (ko) 소형컴퓨터 인터페이스 시스템상의 신호로부터 노이즈를 제거하는 이중필터링 글리치 제거기
ATE360299T1 (de) Digitaltaktfilter
KR20160145590A (ko) 펄스-폭 변조 데이터 디코더
JP3968095B2 (ja) グリッチ・ノイズを除去するシステムおよびグリッチ・ノイズを除去する方法
WO2007055731A3 (en) Optical signal jitter reduction via electrical equalization in optical transmission systems
TW200610280A (en) Switched capacitor signal scaling circuit
EP1163569A4 (de) Verfahren und schaltung um an zwei enden getakten daten zu empfangen
FI911815A0 (fi) Dupliceringskrets foer tidsignal.
WO2006053321A3 (en) Controlling clock rate using configuration information
DE59915083D1 (de) Schaltungsanordnung zum galvanisch getrennten Übertragen von Digitalsignalen
WO2008016586A3 (en) Histogram for controlling a telephone
SE0004115D0 (sv) An arangement for capturing data
WO2006004705A3 (en) Dynamic-to-static logic converter
ATE549796T1 (de) Schaltung zum störungsfreien umschalten zwischen taktsignalen
TW200629674A (en) Controller arrangement
KR101062715B1 (ko) 차속 산출 장치
DE60142969D1 (de) Schaltung zur erzeugung eines invertierten digitalen signals mit minimaler zeitverzögerung zwischen
ATE409993T1 (de) Übergangsfehler basierte jitterschätzung
WO2005104371A3 (de) Verfahren und schaltungsanordnung zur vermeidung oder zumindest zur reduzierung von störsignalen beim abschalten einer spannungsabgabeschaltung, insbesondere eines hausgerätes

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties