ATE289092T1 - Einstellung von bedingungswerten in einem rechner - Google Patents

Einstellung von bedingungswerten in einem rechner

Info

Publication number
ATE289092T1
ATE289092T1 AT00946143T AT00946143T ATE289092T1 AT E289092 T1 ATE289092 T1 AT E289092T1 AT 00946143 T AT00946143 T AT 00946143T AT 00946143 T AT00946143 T AT 00946143T AT E289092 T1 ATE289092 T1 AT E289092T1
Authority
AT
Austria
Prior art keywords
calculator
conditional values
condition setting
setting conditional
setting indicator
Prior art date
Application number
AT00946143T
Other languages
English (en)
Inventor
Sophie Wilson
Original Assignee
Broadcom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Broadcom Corp filed Critical Broadcom Corp
Application granted granted Critical
Publication of ATE289092T1 publication Critical patent/ATE289092T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Executing Machine-Instructions (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Advance Control (AREA)
  • Epoxy Resins (AREA)
  • Dc-Dc Converters (AREA)
AT00946143T 1999-07-21 2000-07-18 Einstellung von bedingungswerten in einem rechner ATE289092T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9917129A GB2355084B (en) 1999-07-21 1999-07-21 Setting condition values in a computer
PCT/GB2000/002765 WO2001006354A1 (en) 1999-07-21 2000-07-18 Setting condition values in a computer

Publications (1)

Publication Number Publication Date
ATE289092T1 true ATE289092T1 (de) 2005-02-15

Family

ID=10857676

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00946143T ATE289092T1 (de) 1999-07-21 2000-07-18 Einstellung von bedingungswerten in einem rechner

Country Status (7)

Country Link
US (3) US6530012B1 (de)
EP (1) EP1206737B1 (de)
AT (1) ATE289092T1 (de)
AU (1) AU6002300A (de)
DE (1) DE60018078T2 (de)
GB (1) GB2355084B (de)
WO (1) WO2001006354A1 (de)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2355084B (en) * 1999-07-21 2004-04-28 Element 14 Ltd Setting condition values in a computer
US20020083311A1 (en) * 2000-12-27 2002-06-27 Paver Nigel C. Method and computer program for single instruction multiple data management
GB2382886B (en) * 2001-10-31 2006-03-15 Alphamosaic Ltd Vector processing system
GB2382673B (en) * 2001-10-31 2005-10-26 Alphamosaic Ltd A vector processing system
JP2005535966A (ja) * 2002-08-09 2005-11-24 インテル・コーポレーション アライメントまたはブロードキャスト命令を含むマルチメディア・コプロセッサの制御メカニズム
US6986023B2 (en) * 2002-08-09 2006-01-10 Intel Corporation Conditional execution of coprocessor instruction based on main processor arithmetic flags
US7392368B2 (en) * 2002-08-09 2008-06-24 Marvell International Ltd. Cross multiply and add instruction and multiply and subtract instruction SIMD execution on real and imaginary components of a plurality of complex data elements
US7002595B2 (en) 2002-10-04 2006-02-21 Broadcom Corporation Processing of color graphics data
US7269719B2 (en) * 2002-10-30 2007-09-11 Stmicroelectronics, Inc. Predicated execution using operand predicates
TW594570B (en) * 2003-04-15 2004-06-21 Sunplus Technology Co Ltd Processor for executing conditional instruction and the method thereof
US7216218B2 (en) * 2004-06-02 2007-05-08 Broadcom Corporation Microprocessor with high speed memory integrated in load/store unit to efficiently perform scatter and gather operations
US7747843B2 (en) * 2004-06-02 2010-06-29 Broadcom Corporation Microprocessor with integrated high speed memory
US7346763B2 (en) * 2004-06-02 2008-03-18 Broadcom Corporation Processor instruction with repeated execution code
US7565514B2 (en) * 2006-04-28 2009-07-21 Freescale Semiconductor, Inc. Parallel condition code generation for SIMD operations
JP2008071130A (ja) * 2006-09-14 2008-03-27 Ricoh Co Ltd Ｓｉｍｄ型マイクロプロセッサ
US9069547B2 (en) 2006-09-22 2015-06-30 Intel Corporation Instruction and logic for processing text strings
JP5304239B2 (ja) * 2008-12-26 2013-10-02 富士通株式会社 プロセッサ試験装置、プロセッサ試験方法、プロセッサ試験プログラム
US8819399B1 (en) 2009-07-31 2014-08-26 Google Inc. Predicated control flow and store instructions for native code module security
EP2624126B1 (de) * 2011-04-07 2016-11-02 VIA Technologies, Inc. Effiziente konditionale Arithmetik- und Logikeinheit- (ALU) -Anweisung in leseanschlussbegrenztem Registerdatei-Mikroprozessor
US9032189B2 (en) 2011-04-07 2015-05-12 Via Technologies, Inc. Efficient conditional ALU instruction in read-port limited register file microprocessor
US9244686B2 (en) 2011-04-07 2016-01-26 Via Technologies, Inc. Microprocessor that translates conditional load/store instructions into variable number of microinstructions
US9898291B2 (en) 2011-04-07 2018-02-20 Via Technologies, Inc. Microprocessor with arm and X86 instruction length decoders
US9292470B2 (en) 2011-04-07 2016-03-22 Via Technologies, Inc. Microprocessor that enables ARM ISA program to access 64-bit general purpose registers written by x86 ISA program
US9176733B2 (en) 2011-04-07 2015-11-03 Via Technologies, Inc. Load multiple and store multiple instructions in a microprocessor that emulates banked registers
US9128701B2 (en) 2011-04-07 2015-09-08 Via Technologies, Inc. Generating constant for microinstructions from modified immediate field during instruction translation
US9141389B2 (en) 2011-04-07 2015-09-22 Via Technologies, Inc. Heterogeneous ISA microprocessor with shared hardware ISA registers
US9378019B2 (en) 2011-04-07 2016-06-28 Via Technologies, Inc. Conditional load instructions in an out-of-order execution microprocessor
US8924695B2 (en) 2011-04-07 2014-12-30 Via Technologies, Inc. Conditional ALU instruction condition satisfaction propagation between microinstructions in read-port limited register file microprocessor
US9146742B2 (en) 2011-04-07 2015-09-29 Via Technologies, Inc. Heterogeneous ISA microprocessor that preserves non-ISA-specific configuration state when reset to different ISA
US8880851B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Microprocessor that performs X86 ISA and arm ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US8880857B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Conditional ALU instruction pre-shift-generated carry flag propagation between microinstructions in read-port limited register file microprocessor
US9274795B2 (en) 2011-04-07 2016-03-01 Via Technologies, Inc. Conditional non-branch instruction prediction
US9645822B2 (en) 2011-04-07 2017-05-09 Via Technologies, Inc Conditional store instructions in an out-of-order execution microprocessor
US9043580B2 (en) 2011-04-07 2015-05-26 Via Technologies, Inc. Accessing model specific registers (MSR) with different sets of distinct microinstructions for instructions of different instruction set architecture (ISA)
US9336180B2 (en) 2011-04-07 2016-05-10 Via Technologies, Inc. Microprocessor that makes 64-bit general purpose registers available in MSR address space while operating in non-64-bit mode
US9317288B2 (en) 2011-04-07 2016-04-19 Via Technologies, Inc. Multi-core microprocessor that performs x86 ISA and ARM ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US9391892B2 (en) 2011-08-02 2016-07-12 Cavium, Inc. Method and apparatus for managing transport operations to a cluster within a processor
US20140280271A1 (en) * 2013-03-15 2014-09-18 Intel Corporation Instruction and logic for processing text strings
US9544402B2 (en) 2013-12-31 2017-01-10 Cavium, Inc. Multi-rule approach to encoding a group of rules
US9667446B2 (en) 2014-01-08 2017-05-30 Cavium, Inc. Condition code approach for comparing rule and packet data that are provided in portions
US9684514B2 (en) 2014-09-10 2017-06-20 International Business Machines Corporation Inference based condition code generation
US10402199B2 (en) 2015-10-22 2019-09-03 Texas Instruments Incorporated Conditional execution specification of instructions using conditional extension slots in the same execute packet in a VLIW processor
US11593105B2 (en) * 2018-12-29 2023-02-28 Intel Corporation Vector logical operation and test instructions with result negation

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4791550A (en) * 1985-02-13 1988-12-13 Rational Higher order language-directed computer
EP0221577B1 (de) * 1985-11-08 1996-01-17 Nec Corporation Mikroprogrammsteuereinheit
US5001662A (en) * 1989-04-28 1991-03-19 Apple Computer, Inc. Method and apparatus for multi-gauge computation
US5072364A (en) * 1989-05-24 1991-12-10 Tandem Computers Incorporated Method and apparatus for recovering from an incorrect branch prediction in a processor that executes a family of instructions in parallel
US5471593A (en) * 1989-12-11 1995-11-28 Branigin; Michael H. Computer processor with an efficient means of executing many instructions simultaneously
CA2073516A1 (en) * 1991-11-27 1993-05-28 Peter Michael Kogge Dynamic multi-mode parallel processor array architecture computer system
JP2832899B2 (ja) * 1993-05-31 1998-12-09 松下電器産業株式会社 データ処理装置およびデータ処理方法
US5793661A (en) * 1995-12-26 1998-08-11 Intel Corporation Method and apparatus for performing multiply and accumulate operations on packed data
EP1310864A2 (de) * 1996-05-30 2003-05-14 Matsushita Electric Industrial Co., Ltd. Verfahren und Schaltkreis zur Steuerung der Neueinstellung von Zustandsflaggen
GB2317466B (en) * 1996-09-23 2000-11-08 Advanced Risc Mach Ltd Data processing condition code flags
AUPO648397A0 (en) * 1997-04-30 1997-05-22 Canon Information Systems Research Australia Pty Ltd Improvements in multiprocessor architecture operation
GB2355084B (en) * 1999-07-21 2004-04-28 Element 14 Ltd Setting condition values in a computer

Also Published As

Publication number Publication date
US7441098B2 (en) 2008-10-21
EP1206737B1 (de) 2005-02-09
DE60018078T2 (de) 2006-05-04
DE60018078D1 (de) 2005-03-17
GB2355084A (en) 2001-04-11
EP1206737A1 (de) 2002-05-22
US6918031B2 (en) 2005-07-12
GB9917129D0 (en) 1999-09-22
AU6002300A (en) 2001-02-05
US6530012B1 (en) 2003-03-04
US20050198478A1 (en) 2005-09-08
GB2355084B (en) 2004-04-28
WO2001006354A1 (en) 2001-01-25
US20030079108A1 (en) 2003-04-24

Similar Documents

Publication Publication Date Title
ATE289092T1 (de) Einstellung von bedingungswerten in einem rechner
GB9917127D0 (en) Conditional instruction execution in a computer
EP0840213A3 (de) Vorrichtung von Verfahren zur Verzweigungsausführung
ATE118628T1 (de) Rechnersteuerung mit verzweigung in einem einzigen zyklus.
DE68923666D1 (de) Staffelverfahren zur Ausführung von verschachtelten Schleifen in Mehrprozessorrechnern.
EP0782071A3 (de) Datenprozessor
ES8601545A1 (es) Una memoria electronica de pequena capacidad para usarse en una unidad central de proceso
GB2317466B (en) Data processing condition code flags
IT1127771B (it) Apparecchiatura di elaborazione di dati
EP0211614A3 (de) Schleifensteuervorrichtung für einen wissenschaftlichen Prozessor
TW353738B (en) System and method for handling software interrupts with argument passing
EP1267258A3 (de) Herstellung von Prädikaten in einem Mehrfachdatenpfadprozessor
WO1999031579A3 (en) Computer instruction which generates multiple data-type results
JP2993975B2 (ja) 中央演算処理装置
TW325552B (en) Data processing condition code flags
GB9712455D0 (en) Operating system for a computer based on C++ programming techniques
ATE175282T1 (de) Gezielte rücksetzungen in einem datenprozessor
JPS6472237A (en) Address calculation system
Paseman Applying data flow in the real world.
Hille et al. System for visible execution of Pascal programs.
EP0333365A3 (de) Verfahren und Anordnung zur Verarbeitung von asynchronen Speicherverwaltungsausnahmen durch einen Vektorprozessor
JPS6486240A (en) Arithmetic processing system
JPS5789126A (en) Data transfer control system
Schrage et al. New array processor continuous simulation system uses tactile sensing icon programming.
JPS56111949A (en) Arithmetic controller

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties