ATE266226T1 - Datenverarbeitungssystem mit bedingter ausführung von erweiterten verbundbefehlen - Google Patents

Datenverarbeitungssystem mit bedingter ausführung von erweiterten verbundbefehlen

Info

Publication number
ATE266226T1
ATE266226T1 AT99118986T AT99118986T ATE266226T1 AT E266226 T1 ATE266226 T1 AT E266226T1 AT 99118986 T AT99118986 T AT 99118986T AT 99118986 T AT99118986 T AT 99118986T AT E266226 T1 ATE266226 T1 AT E266226T1
Authority
AT
Austria
Prior art keywords
instruction
field
prefix
length
selecting
Prior art date
Application number
AT99118986T
Other languages
English (en)
Inventor
Zvika Rozenshein
Jacob Tokar
Uri Dayan
Joe Paul Gergen
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of ATE266226T1 publication Critical patent/ATE266226T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30185—Instruction operation extension or modification according to one or more bits in the instruction, e.g. prefix, sub-opcode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
AT99118986T 1998-10-13 1999-09-27 Datenverarbeitungssystem mit bedingter ausführung von erweiterten verbundbefehlen ATE266226T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/170,690 US6418527B1 (en) 1998-10-13 1998-10-13 Data processor instruction system for grouping instructions with or without a common prefix and data processing system that uses two or more instruction grouping methods

Publications (1)

Publication Number Publication Date
ATE266226T1 true ATE266226T1 (de) 2004-05-15

Family

ID=22620876

Family Applications (1)

Application Number Title Priority Date Filing Date
AT99118986T ATE266226T1 (de) 1998-10-13 1999-09-27 Datenverarbeitungssystem mit bedingter ausführung von erweiterten verbundbefehlen

Country Status (10)

Country Link
US (1) US6418527B1 (de)
EP (1) EP0994413B1 (de)
JP (1) JP2000122864A (de)
KR (1) KR100690225B1 (de)
CN (1) CN1129843C (de)
AT (1) ATE266226T1 (de)
DE (1) DE69916962T2 (de)
ES (1) ES2221282T3 (de)
SG (1) SG95605A1 (de)
TW (1) TW497073B (de)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1039375A1 (de) * 1999-03-19 2000-09-27 Motorola, Inc. Verfahren und Vorrichtung zur Durchführung von Schleifen mit kleinem Verwaltungsaufwand
US6606700B1 (en) * 2000-02-26 2003-08-12 Qualcomm, Incorporated DSP with dual-mac processor and dual-mac coprocessor
AU2001245520A1 (en) * 2000-03-08 2001-09-17 Sun Microsystems, Inc. Vliw computer processing architecture having a scalable number of register files
US6725360B1 (en) * 2000-03-31 2004-04-20 Intel Corporation Selectively processing different size data in multiplier and ALU paths in parallel
US7010788B1 (en) * 2000-05-19 2006-03-07 Hewlett-Packard Development Company, L.P. System for computing the optimal static schedule using the stored task execution costs with recent schedule execution costs
GB2366643B (en) 2000-05-25 2002-05-01 Siroyan Ltd Methods of compressing instructions for processors
US6415376B1 (en) * 2000-06-16 2002-07-02 Conexant Sytems, Inc. Apparatus and method for issue grouping of instructions in a VLIW processor
US6877084B1 (en) * 2000-08-09 2005-04-05 Advanced Micro Devices, Inc. Central processing unit (CPU) accessing an extended register set in an extended register mode
KR20040064713A (ko) * 2001-11-26 2004-07-19 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 프로세서, 인스트럭션 세트, 인스트럭션 분배 방법 및컴파일링 방법
US7697946B2 (en) * 2002-06-04 2010-04-13 Forster Ian J Reflective communication using radio-frequency devices
JP3627725B2 (ja) * 2002-06-24 2005-03-09 セイコーエプソン株式会社 情報処理装置及び電子機器
US6944749B2 (en) * 2002-07-29 2005-09-13 Faraday Technology Corp. Method for quickly determining length of an execution package
US6865662B2 (en) * 2002-08-08 2005-03-08 Faraday Technology Corp. Controlling VLIW instruction operations supply to functional units using switches based on condition head field
ATE554443T1 (de) * 2003-06-25 2012-05-15 Koninkl Philips Electronics Nv Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren
US7340588B2 (en) * 2003-11-24 2008-03-04 International Business Machines Corporation Extending the number of instruction bits in processors with fixed length instructions, in a manner compatible with existing code
US7873815B2 (en) * 2004-03-04 2011-01-18 Qualcomm Incorporated Digital signal processors with configurable dual-MAC and dual-ALU
US20060149926A1 (en) * 2004-12-23 2006-07-06 Yuval Sapir Control words for instruction packets of processors and methods thereof
US20060150171A1 (en) * 2004-12-28 2006-07-06 Ceva D.S.P. Ltd. Control words for instruction packets of processors and methods thereof
US20060149922A1 (en) * 2004-12-28 2006-07-06 Ceva D.S.P. Ltd. Multiple computational clusters in processors and methods thereof
US7350040B2 (en) * 2005-03-03 2008-03-25 Microsoft Corporation Method and system for securing metadata to detect unauthorized access
US7526633B2 (en) * 2005-03-23 2009-04-28 Qualcomm Incorporated Method and system for encoding variable length packets with variable instruction sizes
US7793078B2 (en) * 2005-04-01 2010-09-07 Arm Limited Multiple instruction set data processing system with conditional branch instructions of a first instruction set and a second instruction set sharing a same instruction encoding
JP5217431B2 (ja) * 2007-12-28 2013-06-19 富士通株式会社 演算処理装置及び演算処理装置の制御方法
US8281106B2 (en) * 2008-12-16 2012-10-02 International Business Machines Corporation Specifying an addressing relationship in an operand data structure
US8407680B2 (en) * 2008-12-16 2013-03-26 International Business Machines Corporation Operand data structure for block computation
US8458439B2 (en) * 2008-12-16 2013-06-04 International Business Machines Corporation Block driven computation using a caching policy specified in an operand data structure
US8327345B2 (en) * 2008-12-16 2012-12-04 International Business Machines Corporation Computation table for block computation
US8285971B2 (en) * 2008-12-16 2012-10-09 International Business Machines Corporation Block driven computation with an address generation accelerator
GB2486737B (en) 2010-12-24 2018-09-19 Qualcomm Technologies Int Ltd Instruction execution
GB2486740B (en) 2010-12-24 2019-02-13 Qualcomm Technologies Int Ltd Encapsulated instruction set
WO2012131437A1 (en) * 2011-03-30 2012-10-04 Freescale Semiconductor, Inc. Integrated circuit device and method for enabling cross-context access
US8898433B2 (en) * 2012-04-26 2014-11-25 Avago Technologies General Ip (Singapore) Pte. Ltd. Efficient extraction of execution sets from fetch sets
KR102210997B1 (ko) * 2014-03-12 2021-02-02 삼성전자주식회사 Vliw 명령어를 처리하는 방법 및 장치와 vliw 명령어를 처리하기 위한 명령어를 생성하는 방법 및 장치
US9733940B2 (en) 2014-11-17 2017-08-15 International Business Machines Corporation Techniques for instruction group formation for decode-time instruction optimization based on feedback
US9940242B2 (en) 2014-11-17 2018-04-10 International Business Machines Corporation Techniques for identifying instructions for decode-time instruction optimization grouping in view of cache boundaries
US10402199B2 (en) 2015-10-22 2019-09-03 Texas Instruments Incorporated Conditional execution specification of instructions using conditional extension slots in the same execute packet in a VLIW processor
US20170192788A1 (en) * 2016-01-05 2017-07-06 Intel Corporation Binary translation support using processor instruction prefixes
CN107688854B (zh) * 2016-08-05 2021-10-19 中科寒武纪科技股份有限公司 一种能支持不同位宽运算数据的运算单元、方法及装置
US10761849B2 (en) * 2016-09-22 2020-09-01 Intel Corporation Processors, methods, systems, and instruction conversion modules for instructions with compact instruction encodings due to use of context of a prior instruction
CN111813446A (zh) * 2019-04-12 2020-10-23 杭州中天微系统有限公司 一种数据加载和存储指令的处理方法和处理装置
CN116917859A (zh) * 2022-01-26 2023-10-20 谷歌有限责任公司 带有可变长度指令的并行解码指令集合计算机架构

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0827716B2 (ja) * 1985-10-25 1996-03-21 株式会社日立製作所 データ処理装置及びデータ処理方法
EP0500151B1 (de) * 1985-11-08 2000-03-01 Nec Corporation Mikroprogrammsteuereinheit
ATE146611T1 (de) * 1990-05-04 1997-01-15 Ibm Maschinenarchitektur für skalaren verbundbefehlssatz
US5214763A (en) * 1990-05-10 1993-05-25 International Business Machines Corporation Digital computer system capable of processing two or more instructions in parallel and having a coche and instruction compounding mechanism
JPH04156613A (ja) * 1990-10-20 1992-05-29 Fujitsu Ltd 命令バッファ装置
EP0651320B1 (de) * 1993-10-29 2001-05-23 Advanced Micro Devices, Inc. Superskalarbefehlsdekoder
US5689672A (en) * 1993-10-29 1997-11-18 Advanced Micro Devices, Inc. Pre-decoded instruction cache and method therefor particularly suitable for variable byte-length instructions
DE69429061T2 (de) * 1993-10-29 2002-07-18 Advanced Micro Devices Inc Superskalarmikroprozessoren
EP1338957A3 (de) 1993-11-05 2003-10-29 Intergraph Corporation Superskalare Rechnerarchitektur mit Softwareplanung
EP1186995B1 (de) * 1993-11-05 2003-09-03 Intergraph Corporation Befehlsspeicher mit assoziativem Kreuzschienenschalter
US5630083A (en) * 1994-03-01 1997-05-13 Intel Corporation Decoder for decoding multiple instructions in parallel
US5822778A (en) * 1995-06-07 1998-10-13 Advanced Micro Devices, Inc. Microprocessor and method of using a segment override prefix instruction field to expand the register file
JPH09265397A (ja) * 1996-03-29 1997-10-07 Hitachi Ltd Ｖｌｉｗ命令用プロセッサ
US6275927B2 (en) * 1998-09-21 2001-08-14 Advanced Micro Devices. Compressing variable-length instruction prefix bytes

Also Published As

Publication number Publication date
TW497073B (en) 2002-08-01
SG95605A1 (en) 2003-04-23
EP0994413A2 (de) 2000-04-19
US6418527B1 (en) 2002-07-09
CN1250906A (zh) 2000-04-19
EP0994413B1 (de) 2004-05-06
JP2000122864A (ja) 2000-04-28
KR100690225B1 (ko) 2007-03-12
DE69916962D1 (de) 2004-06-09
CN1129843C (zh) 2003-12-03
DE69916962T2 (de) 2005-04-07
KR20000029005A (ko) 2000-05-25
EP0994413A3 (de) 2002-01-23
ES2221282T3 (es) 2004-12-16
US20020056035A1 (en) 2002-05-09

Similar Documents

Publication Publication Date Title
ATE266226T1 (de) Datenverarbeitungssystem mit bedingter ausführung von erweiterten verbundbefehlen
DE69826418D1 (de) Anordnung zum Abtasten mehrerer Instruktionen in einer Prozessorpipeline
EP0911724A3 (de) Prozess und Verfahren zur Verwendung von Registerspeichern
ATE161980T1 (de) System zum betrieb von anwendungs-software in einer sicherheitskritischen umgebung
DE60044300D1 (de) Daten-prozessor
MX9805725A (es) Procesamiento distribuido.
EP0219203A3 (en) Computer control providing single-cycle branching
EP0651327A3 (de) Rekompilation von Computerprogrammen für verbesserte Optimierung
DE68928513D1 (de) Verfahren zur Vorverarbeitung mehrerer Befehle
KR850001573A (ko) 데이터처리장치
AU5801294A (en) An apparatus for executing a plurality of program segments having different object code types in a single program or processor environment
WO2007008880A3 (en) Changing code execution path using kernel mode redirection
ATE326721T1 (de) Verfahren und vorrichtung zur kontexterhaltung unter ausführung von übersetzten befehlen
EP0855648A3 (de) Datenverarbeitung mit paralleler oder sequentieller Durchführung von Programmbefehlen
EP0893756A3 (de) Verfahren und Vorrichtung zur Steuerung der Ausführung bedingter Verzweigungen in einem Datenprozessor
CA2240508A1 (en) Distributed processing
WO2005003959A3 (en) Method and apparatus for the emulation of high precision floating point instructions
EP0790555A3 (de) Kompiliergerät und -verfahren
ATE459041T1 (de) Ausgabe und abschluss von befehlen in einem prozessor mit unterschiedlicher pipelinetiefe
ATE413645T1 (de) Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen
JPS57161943A (en) Data processing device
TW355770B (en) Program execution method and device using the same
ES2181476T3 (es) Gestor de aplicaciones con juego de instrucciones de gestion variable.
BR9914396A (pt) Processo para a proteção de endereços de entrada
JPS5431244A (en) Microprogram control system

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties