ATE413645T1 - Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen - Google Patents

Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen

Info

Publication number
ATE413645T1
ATE413645T1 AT00902227T AT00902227T ATE413645T1 AT E413645 T1 ATE413645 T1 AT E413645T1 AT 00902227 T AT00902227 T AT 00902227T AT 00902227 T AT00902227 T AT 00902227T AT E413645 T1 ATE413645 T1 AT E413645T1
Authority
AT
Austria
Prior art keywords
processor
executing instructions
multiple instruction
instruction sources
sources
Prior art date
Application number
AT00902227T
Other languages
English (en)
Inventor
Stefan Sandstroem
Stefan Lundberg
Original Assignee
Axis Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Axis Ab filed Critical Axis Ab
Application granted granted Critical
Publication of ATE413645T1 publication Critical patent/ATE413645T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/321—Program or instruction counter, e.g. incrementing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Advance Control (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)
AT00902227T 1999-01-18 2000-01-13 Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen ATE413645T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9900118A SE514785C2 (sv) 1999-01-18 1999-01-18 Processor och metod för att exekvera instruktioner från flera instruktionskällor

Publications (1)

Publication Number Publication Date
ATE413645T1 true ATE413645T1 (de) 2008-11-15

Family

ID=20414117

Family Applications (1)

Application Number Title Priority Date Filing Date
AT00902227T ATE413645T1 (de) 1999-01-18 2000-01-13 Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen

Country Status (10)

Country Link
EP (1) EP1177499B1 (de)
JP (1) JP2002535749A (de)
KR (1) KR100705872B1 (de)
CN (1) CN1153136C (de)
AT (1) ATE413645T1 (de)
AU (1) AU2335700A (de)
DE (1) DE60040733D1 (de)
ES (1) ES2316347T3 (de)
SE (1) SE514785C2 (de)
WO (1) WO2000042506A1 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1821211A3 (de) * 2006-02-16 2008-06-18 Technology Properties Limited Kooperatives Multitaskingverfahren in einem Multiprozessorsystem
WO2007098024A2 (en) 2006-02-16 2007-08-30 Vns Portfolio Llc Allocation of resources among an array of computers
US7617383B2 (en) 2006-02-16 2009-11-10 Vns Portfolio Llc Circular register arrays of a computer
TW200817925A (en) 2006-03-31 2008-04-16 Technology Properties Ltd Method and apparatus for operating a computer processor array
US7555637B2 (en) 2007-04-27 2009-06-30 Vns Portfolio Llc Multi-port read/write operations based on register bits set for indicating select ports and transfer directions
CN102033736A (zh) * 2010-12-31 2011-04-27 清华大学 一种指令集可扩展处理器的控制方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2215873A (en) * 1988-03-23 1989-09-27 Benchmark Technologies Inter-processor status communication
US5410544A (en) * 1993-06-30 1995-04-25 Intel Corporation External tester control for flash memory

Also Published As

Publication number Publication date
SE9900118D0 (sv) 1999-01-18
CN1337023A (zh) 2002-02-20
ES2316347T3 (es) 2009-04-16
SE514785C2 (sv) 2001-04-23
KR100705872B1 (ko) 2007-04-09
EP1177499A1 (de) 2002-02-06
DE60040733D1 (de) 2008-12-18
WO2000042506A1 (en) 2000-07-20
CN1153136C (zh) 2004-06-09
EP1177499B1 (de) 2008-11-05
JP2002535749A (ja) 2002-10-22
AU2335700A (en) 2000-08-01
KR20010101498A (ko) 2001-11-14
SE9900118L (sv) 2000-07-19

Similar Documents

Publication Publication Date Title
SG95605A1 (en) Data processor system and instruction system using grouping
ATE396449T1 (de) Registersatz zur verwendung in einer parallellen mehrfachdrahtprozessorarchitektur
DE69522375D1 (de) Zur Koordinatenerkennung mittels einer -insbesonders als Bildschirm verwendeten- Anzeigetafel fähigen Koordinatenerkennungsvorrichtung
DE3889129D1 (de) Methode zum Modifizieren des Nebenproduktes eines Abgassbehandlungsprozesses.
DE60232245D1 (de) Wasserbehandlung zur kontrolle von biobewuchs mittels stabilisierter bromlösungen
DE69526928D1 (de) Verfahrenzur anregung von pflanzenwachstum mittels gaba
DE69129919D1 (de) Verfahren zur Kompilierung von Rechnerbefehlen, um Cachespeicherleistung zu verbessern
GB2413878B (en) Instructions to assist the processing of a cipher message
DE60028069D1 (de) Verfahren und vorrichtung zur kontexterhaltung unter ausführung von übersetzten befehlen
ATE202483T1 (de) Immuntolerante prothrombinkomplex-präparation
DE60040733D1 (de) Prozessor und verfahren zum ausführen von instruktionen von mehreren instruktionsquellen
TW200636581A (en) Methods and apparatus for instruction set emulation
GB2440849A (en) System for predictive processor component suspension and method thereof
ATE461480T1 (de) Verfahren und vorrichtung für befehlssatzarchitektur zur gleichzeitigen durchführung von primären und schatten- digitalsignalverarbeitungssubbefehlen
ATE298246T1 (de) Aktiviertes protein c zur behandlung von pankreatitis
DE69503010D1 (de) Mikroprozessor zur Ausführung von Befehlen,von denen ein Teil des Operandfelds als Operationscode zu gebrauchen ist
ATE360991T1 (de) Verfahren zur überwachung/bekämpfung von thysanoptera
DK1309535T3 (da) Fremgangsmåder til fremstilling af alfa'-chlorketoner
DE60327769D1 (de) System, verfahren und anordnung einer flexiblen dram architektur
ATE484023T1 (de) Vorrichtung und verfahren zur vermeidung von gleitkommasteueranweisungen bei der konvertierung von gleitkomma- zu ganzzahldaten
PT1165595E (pt) Derivados de acidos biliares especificos do figado provenientes do antagonista do glicocorticoide ru486
ATE366236T1 (de) Reinigungsverfahren von 1,4-butanediol mononitrat
SE0103142D0 (sv) Förfarande vid en industrirobot
NO20020328L (no) Fremgangsmåte for fremstilling av 4-cyano-2-aminometyltiazol
HUP0002727A2 (hu) Eljárás fibrinogén csökkentésére benzotiofénszármazékok felhasználásával

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties