ATE206219T1 - Verteilte verriegelungsoperation zum exklusiven speicherzugang während nicht elementaren operationen - Google Patents

Verteilte verriegelungsoperation zum exklusiven speicherzugang während nicht elementaren operationen

Info

Publication number
ATE206219T1
ATE206219T1 AT98957562T AT98957562T ATE206219T1 AT E206219 T1 ATE206219 T1 AT E206219T1 AT 98957562 T AT98957562 T AT 98957562T AT 98957562 T AT98957562 T AT 98957562T AT E206219 T1 ATE206219 T1 AT E206219T1
Authority
AT
Austria
Prior art keywords
messages
processor
memory
message
memory access
Prior art date
Application number
AT98957562T
Other languages
English (en)
Inventor
Joseph S Schibinger
Douglas E Morrissey
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Application granted granted Critical
Publication of ATE206219T1 publication Critical patent/ATE206219T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/524—Deadlock detection or avoidance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Lock And Its Accessories (AREA)
AT98957562T 1997-11-05 1998-11-04 Verteilte verriegelungsoperation zum exklusiven speicherzugang während nicht elementaren operationen ATE206219T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/964,623 US6092156A (en) 1997-11-05 1997-11-05 System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations
PCT/US1998/023468 WO1999023559A1 (en) 1997-11-05 1998-11-04 Split lock operation to provide exclusive access to memory during non-atomic operations

Publications (1)

Publication Number Publication Date
ATE206219T1 true ATE206219T1 (de) 2001-10-15

Family

ID=25508783

Family Applications (1)

Application Number Title Priority Date Filing Date
AT98957562T ATE206219T1 (de) 1997-11-05 1998-11-04 Verteilte verriegelungsoperation zum exklusiven speicherzugang während nicht elementaren operationen

Country Status (9)

Country Link
US (2) US6092156A (de)
EP (1) EP1029271B1 (de)
JP (1) JP3703716B2 (de)
KR (1) KR100381618B1 (de)
AT (1) ATE206219T1 (de)
AU (1) AU1379299A (de)
BR (1) BR9814845A (de)
DE (1) DE69801842T2 (de)
WO (1) WO1999023559A1 (de)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6336159B1 (en) 1997-06-25 2002-01-01 Intel Corporation Method and apparatus for transferring data in source-synchronous protocol and transferring signals in common clock protocol in multiple agent processing system
US6092156A (en) * 1997-11-05 2000-07-18 Unisys Corporation System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations
US6546439B1 (en) * 1998-12-09 2003-04-08 Advanced Micro Devices, Inc. Method and system for improved data access
US6263409B1 (en) * 1998-12-22 2001-07-17 Unisys Corporation Data processing system and method for substituting one type of request for another for increased performance when processing back-to-back requests of certain types
JP2001184295A (ja) * 1999-12-27 2001-07-06 Toshiba Corp 周辺装置および計算機システム
US6609171B1 (en) 1999-12-29 2003-08-19 Intel Corporation Quad pumped bus architecture and protocol
US6826619B1 (en) 2000-08-21 2004-11-30 Intel Corporation Method and apparatus for preventing starvation in a multi-node architecture
US6487643B1 (en) 2000-09-29 2002-11-26 Intel Corporation Method and apparatus for preventing starvation in a multi-node architecture
US6772298B2 (en) 2000-12-20 2004-08-03 Intel Corporation Method and apparatus for invalidating a cache line without data return in a multi-node architecture
US6791412B2 (en) * 2000-12-28 2004-09-14 Intel Corporation Differential amplifier output stage
US7234029B2 (en) * 2000-12-28 2007-06-19 Intel Corporation Method and apparatus for reducing memory latency in a cache coherent multi-node architecture
US20020087775A1 (en) * 2000-12-29 2002-07-04 Looi Lily P. Apparatus and method for interrupt delivery
US6721918B2 (en) 2000-12-29 2004-04-13 Intel Corporation Method and apparatus for encoding a bus to minimize simultaneous switching outputs effect
US20020087766A1 (en) * 2000-12-29 2002-07-04 Akhilesh Kumar Method and apparatus to implement a locked-bus transaction
US6742160B2 (en) 2001-02-14 2004-05-25 Intel Corporation Checkerboard parity techniques for a multi-pumped bus
GB0118294D0 (en) * 2001-07-27 2001-09-19 Ibm Method and system for deadlock detection and avoidance
US6892258B1 (en) * 2001-10-26 2005-05-10 Lsi Logic Corporation Hardware semaphores for a multi-processor system within a shared memory architecture
US6986005B2 (en) * 2001-12-31 2006-01-10 Hewlett-Packard Development Company, L.P. Low latency lock for multiprocessor computer system
US7085889B2 (en) * 2002-03-22 2006-08-01 Intel Corporation Use of a context identifier in a cache memory
US7114042B2 (en) * 2003-05-22 2006-09-26 International Business Machines Corporation Method to provide atomic update primitives in an asymmetric heterogeneous multiprocessor environment
US6973548B1 (en) * 2003-06-20 2005-12-06 Unisys Corporation Data acceleration mechanism for a multiprocessor shared memory system
WO2005066805A1 (ja) 2003-12-26 2005-07-21 Fujitsu Limited 共通メモリアクセス方法及びそれを用いたマルチプロセッサ・システム
US7953932B2 (en) * 2008-02-13 2011-05-31 International Business Machines Corporation System and method for avoiding deadlocks when performing storage updates in a multi-processor environment
US8605099B2 (en) * 2008-03-31 2013-12-10 Intel Corporation Partition-free multi-socket memory system architecture
US9026993B2 (en) * 2008-06-27 2015-05-05 Microsoft Technology Licensing, Llc Immutable types in imperitive language
US9424013B2 (en) * 2008-12-29 2016-08-23 Oracle America, Inc. System and method for reducing transactional abort rates using compiler optimization techniques
US8799572B2 (en) * 2009-04-20 2014-08-05 Microsoft Corporation Sliding-window multi-class striping
US9569282B2 (en) 2009-04-24 2017-02-14 Microsoft Technology Licensing, Llc Concurrent mutation of isolated object graphs
US8103638B2 (en) * 2009-05-07 2012-01-24 Microsoft Corporation Partitioning of contended synchronization objects
US8695003B2 (en) 2009-12-29 2014-04-08 Microsoft Corporation Method for managing data accessibility by scheduling three types of executable agents associated with pre-defined access rights within a domain
US8566544B2 (en) * 2009-12-29 2013-10-22 Microsoft Corporation Compiler-enforced agent access restriction
US8316369B2 (en) 2009-12-29 2012-11-20 Microsoft Corporation Dataflow component scheduling using reader/writer semantics
CN103049422B (zh) * 2012-12-17 2013-11-27 浪潮电子信息产业股份有限公司 一种具有多cache一致性域的多处理器节点系统构建方法
US9098269B2 (en) * 2013-01-04 2015-08-04 Microsoft Technology Licensing, Llc System and method to ensure resource access safety with immutable object types
US10102000B2 (en) 2016-04-01 2018-10-16 Intel Corporation Apparatus and method for non-serializing split locks
CN111258644B (zh) * 2018-11-30 2022-08-09 上海寒武纪信息科技有限公司 数据处理方法、处理器、数据处理装置及存储介质

Family Cites Families (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4000485A (en) * 1975-06-30 1976-12-28 Honeywell Information Systems, Inc. Data processing system providing locked operation of shared resources
US4488217A (en) * 1979-03-12 1984-12-11 Digital Equipment Corporation Data processing system with lock-unlock instruction facility
US4392196A (en) * 1980-08-11 1983-07-05 Harris Corporation Multi-processor time alignment control system
US4466059A (en) * 1981-10-15 1984-08-14 International Business Machines Corporation Method and apparatus for limiting data occupancy in a cache
US4441155A (en) * 1981-11-23 1984-04-03 International Business Machines Corporation Page controlled cache directory addressing
US4464717A (en) * 1982-03-31 1984-08-07 Honeywell Information Systems Inc. Multilevel cache system with graceful degradation capability
US4586133A (en) * 1983-04-05 1986-04-29 Burroughs Corporation Multilevel controller for a cache memory interface in a multiprocessing system
US4562536A (en) * 1983-06-30 1985-12-31 Honeywell Information Systems Inc. Directory test error mode control apparatus
US4686621A (en) * 1983-06-30 1987-08-11 Honeywell Information Systems Inc. Test apparatus for testing a multilevel cache system with graceful degradation capability
US4667288A (en) * 1983-06-30 1987-05-19 Honeywell Information Systems Inc. Enable/disable control checking apparatus
US5067071A (en) * 1985-02-27 1991-11-19 Encore Computer Corporation Multiprocessor computer system employing a plurality of tightly coupled processors with interrupt vector bus
US4875155A (en) * 1985-06-28 1989-10-17 International Business Machines Corporation Peripheral subsystem having read/write cache with record access
JPS62194563A (ja) * 1986-02-21 1987-08-27 Hitachi Ltd バツフア記憶装置
US5016167A (en) * 1987-12-21 1991-05-14 Amdahl Corporation Resource contention deadlock detection and prevention
US5251308A (en) * 1987-12-22 1993-10-05 Kendall Square Research Corporation Shared memory multiprocessor with data hiding and post-store
US4929940A (en) * 1988-11-18 1990-05-29 International Business Machines Corporation Collision crossbar switch
US5142676A (en) * 1988-12-28 1992-08-25 Gte Laboratories Incorporated Separate content addressable memories for storing locked segment addresses and locking processor identifications for controlling access to shared memory
US5060136A (en) * 1989-01-06 1991-10-22 International Business Machines Corp. Four-way associative cache with dlat and separately addressable arrays used for updating certain bits without reading them out first
US4967414A (en) * 1989-01-06 1990-10-30 International Business Machines Corp. LRU error detection using the collection of read and written LRU bits
US5237670A (en) * 1989-01-30 1993-08-17 Alantec, Inc. Method and apparatus for data transfer between source and destination modules
JP2833062B2 (ja) * 1989-10-30 1998-12-09 株式会社日立製作所 キャッシュメモリ制御方法とこのキャッシュメモリ制御方法を用いたプロセッサおよび情報処理装置
JP2826857B2 (ja) * 1989-12-13 1998-11-18 株式会社日立製作所 キャッシュ制御方法および制御装置
US5297269A (en) * 1990-04-26 1994-03-22 Digital Equipment Company Cache coherency protocol for multi processor computer system
JPH04119445A (ja) * 1990-09-11 1992-04-20 Canon Inc 計算機システム
US5454082A (en) * 1991-09-18 1995-09-26 Ncr Corporation System for preventing an unselected controller from transferring data via a first bus while concurrently permitting it to transfer data via a second bus
US5283870A (en) * 1991-10-04 1994-02-01 Bull Hn Information Systems Inc. Method and apparatus for avoiding processor deadly embrace in a multiprocessor system
US5408629A (en) * 1992-08-13 1995-04-18 Unisys Corporation Apparatus and method for controlling exclusive access to portions of addressable memory in a multiprocessor system
JPH06110781A (ja) * 1992-09-30 1994-04-22 Nec Corp キャッシュメモリ装置
JP2809961B2 (ja) * 1993-03-02 1998-10-15 株式会社東芝 マルチプロセッサ
JPH06314264A (ja) * 1993-05-06 1994-11-08 Nec Corp セルフ・ルーティング・クロスバー・スイッチ
US5499354A (en) * 1993-05-19 1996-03-12 International Business Machines Corporation Method and means for dynamic cache management by variable space and time binding and rebinding of cache extents to DASD cylinders
FR2707774B1 (fr) * 1993-07-15 1995-08-18 Bull Sa Procédé de gestion cohérente des échanges entre des niveaux d'une hiérarchie de mémoires à au moins trois niveaux.
US5504874A (en) * 1993-09-29 1996-04-02 Silicon Graphics, Inc. System and method of implementing read resources to maintain cache coherency in a multiprocessor environment permitting split transactions
US5572704A (en) * 1993-12-15 1996-11-05 Silicon Graphics, Inc. System and method for controlling split-level caches in a multi-processor system including data loss and deadlock prevention schemes
US5778441A (en) * 1994-03-01 1998-07-07 Intel Corporation Method and apparatus for accessing split lock variables in a computer system
WO1995025306A2 (en) * 1994-03-14 1995-09-21 Stanford University Distributed shared-cache for multi-processors
US5586274A (en) * 1994-03-24 1996-12-17 Hewlett-Packard Company Atomic operation control scheme
US5490280A (en) * 1994-03-31 1996-02-06 Intel Corporation Apparatus and method for entry allocation for a resource buffer
US5465336A (en) * 1994-06-30 1995-11-07 International Business Machines Corporation Fetch and store buffer that enables out-of-order execution of memory instructions in a data processing system
JP2783164B2 (ja) * 1994-09-14 1998-08-06 日本電気株式会社 通信網
US5717942A (en) * 1994-12-27 1998-02-10 Unisys Corporation Reset for independent partitions within a computer system
US5838955A (en) * 1995-05-03 1998-11-17 Apple Computer, Inc. Controller for providing access to a video frame buffer in split-bus transaction environment
US5852718A (en) * 1995-07-06 1998-12-22 Sun Microsystems, Inc. Method and apparatus for hybrid packet-switched and circuit-switched flow control in a computer system
US5717897A (en) * 1996-09-09 1998-02-10 Unisys Corporation System for coordinating coherency of cache memories of multiple host computers of a distributed information system
US5802582A (en) * 1996-09-10 1998-09-01 International Business Machines Corporation Explicit coherence using split-phase controls
US5991819A (en) * 1996-12-03 1999-11-23 Intel Corporation Dual-ported memory controller which maintains cache coherency using a memory line status table
US6092156A (en) * 1997-11-05 2000-07-18 Unisys Corporation System and method for avoiding deadlocks utilizing split lock operations to provide exclusive access to memory during non-atomic operations
KR100582782B1 (ko) * 1998-08-28 2006-08-23 엘지엔시스(주) 캐쉬 일관성 유지 방법

Also Published As

Publication number Publication date
AU1379299A (en) 1999-05-24
US6092156A (en) 2000-07-18
JP2001522087A (ja) 2001-11-13
WO1999023559A1 (en) 1999-05-14
KR100381618B1 (ko) 2003-04-26
US6389515B1 (en) 2002-05-14
JP3703716B2 (ja) 2005-10-05
BR9814845A (pt) 2000-10-03
EP1029271B1 (de) 2001-09-26
DE69801842D1 (de) 2001-10-31
DE69801842T2 (de) 2002-04-11
KR20010031689A (ko) 2001-04-16
EP1029271A1 (de) 2000-08-23

Similar Documents

Publication Publication Date Title
ATE206219T1 (de) Verteilte verriegelungsoperation zum exklusiven speicherzugang während nicht elementaren operationen
DE69728176D1 (de) Verfahren und gerät das verteilte steuerung von gemeinsamen betriebsmitteln erlaubt
US6219675B1 (en) Distribution of a centralized database
US7403945B2 (en) Distributed database system providing data and space management methodology
EP0518639A2 (de) Verriegelungsverwaltung in einer Umgebung mit zwischen mehreren Systemen geteilten Daten
US5940828A (en) Locking contention resolution for shared resources
US7395383B2 (en) Realtime-safe read copy update with per-processor read/write locks
US20040010499A1 (en) Database system with improved methods for asynchronous logging of transactions
US20060150195A1 (en) System and method for interprocess communication
ES8404072A1 (es) Sistema controlado por programa.
DE69613225D1 (de) Differenzierungskommunikationssystem
Qin et al. High performance distributed real-time commit protocol
KR970012182A (ko) 임계영역을 지원하는 래치 관리방법
EP0286807A2 (de) Verfahren zur Betriebsmittelzugriffsteuerung für konkurrierende Vorgänge
Gruber Temperature-based concurrency control
JP2898012B2 (ja) 計算機資源の排他制御方式
JPS5844553A (ja) 排他制御方式
JPH05334266A (ja) サーバ・クライアントモデルの処理装置
KR960025171A (ko) 분산 실시간 데이타베이스 관리시스템(dbms)에서의 원격 릴레이션에 대한 록 처리 방법
KR20000038101A (ko) 멀티 데이터베이스 시스템에서의 글로벌 질의 처리 장치 및 그방법
CN117851079A (zh) 操作广播表的方法、装置、电子设备和计算机可读介质
Küspert et al. Trends in distributed and cooperative database management
Ciciani et al. Performance comparison of concurrency control protocols for transaction processing systems with regional locality
Bozas et al. Using PVM to Implement a Parallel Database System
KR940002715A (ko) 펜디드 버스 공유시스템에서의 로우컬 버스 마스터쉽 분배장치와 방법

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties