ATE136420T1 - Verfahren zur herstellung von mehrschichtleiterplatten - Google Patents

Verfahren zur herstellung von mehrschichtleiterplatten

Info

Publication number
ATE136420T1
ATE136420T1 AT90121835T AT90121835T ATE136420T1 AT E136420 T1 ATE136420 T1 AT E136420T1 AT 90121835 T AT90121835 T AT 90121835T AT 90121835 T AT90121835 T AT 90121835T AT E136420 T1 ATE136420 T1 AT E136420T1
Authority
AT
Austria
Prior art keywords
circuit boards
layer circuit
producing multi
dielectric
unfired
Prior art date
Application number
AT90121835T
Other languages
English (en)
Inventor
John Edwin Gantzhorn Jr
Steven R Nann
Original Assignee
Du Pont
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Du Pont filed Critical Du Pont
Application granted granted Critical
Publication of ATE136420T1 publication Critical patent/ATE136420T1/de

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4664Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders
    • H05K3/4667Adding a circuit layer by thick film methods, e.g. printing techniques or by other techniques for making conductive patterns by using pastes, inks or powders characterized by using an inorganic intermediate insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092Dispersed materials, e.g. conductive pastes or inks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06Lamination
    • H05K2203/063Lamination of preperforated insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06Lamination
    • H05K2203/068Features of the lamination press or of the lamination process, e.g. using special separator sheets
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/107Using laser light
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49163Manufacturing circuit on or in base with sintering of base

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Laminated Bodies (AREA)
AT90121835T 1989-11-17 1990-11-15 Verfahren zur herstellung von mehrschichtleiterplatten ATE136420T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/438,653 US5006182A (en) 1989-11-17 1989-11-17 Method for fabricating multilayer circuits

Publications (1)

Publication Number Publication Date
ATE136420T1 true ATE136420T1 (de) 1996-04-15

Family

ID=23741479

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90121835T ATE136420T1 (de) 1989-11-17 1990-11-15 Verfahren zur herstellung von mehrschichtleiterplatten

Country Status (7)

Country Link
US (1) US5006182A (de)
EP (1) EP0428997B1 (de)
JP (1) JPH06103794B2 (de)
KR (1) KR930004137B1 (de)
AT (1) ATE136420T1 (de)
CA (1) CA2030151A1 (de)
DE (1) DE69026341T2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5197170A (en) * 1989-11-18 1993-03-30 Murata Manufacturing Co., Ltd. Method of producing an LC composite part and an LC network part
US5176773A (en) * 1990-07-09 1993-01-05 Motorola, Inc. Method of manufacturing a ceramic carrier
US5254191A (en) * 1990-10-04 1993-10-19 E. I. Du Pont De Nemours And Company Method for reducing shrinkage during firing of ceramic bodies
US5293025A (en) * 1991-08-01 1994-03-08 E. I. Du Pont De Nemours And Company Method for forming vias in multilayer circuits
FR2680976B1 (fr) * 1991-09-10 1998-12-31 Hospal Ind Rein artificiel muni de moyens de determination caracteristiques du sang et procede de determination correspondant.
FR2693110B1 (fr) * 1992-07-06 1994-08-19 Hospal Ind Procédé de vérification du fonctionnement de capteurs situés sur un circuit de liquide de dialyse et dispositif en faisant application.
US5329695A (en) * 1992-09-01 1994-07-19 Rogers Corporation Method of manufacturing a multilayer circuit board
DE69424819T2 (de) * 1993-03-31 2000-12-07 Tdk Corp., Tokio/Tokyo Mehrschichtiger Mikrowellenzirkulator
US5632942A (en) * 1993-05-24 1997-05-27 Industrial Technoology Research Institute Method for preparing multilayer ceramic/glass substrates with electromagnetic shielding
US5655209A (en) * 1995-03-28 1997-08-05 International Business Machines Corporation Multilayer ceramic substrates having internal capacitor, and process for producing same
US5821846A (en) * 1995-05-22 1998-10-13 Steward, Inc. High current ferrite electromagnetic interference suppressor and associated method
US5699613A (en) * 1995-09-25 1997-12-23 International Business Machines Corporation Fine dimension stacked vias for a multiple layer circuit board structure
US6045747A (en) * 1996-03-22 2000-04-04 The Whitaker Corporation Method of producing an LC-circuit
US5948200A (en) * 1996-07-26 1999-09-07 Taiyo Yuden Co., Ltd. Method of manufacturing laminated ceramic electronic parts
JP3097569B2 (ja) * 1996-09-17 2000-10-10 株式会社村田製作所 積層チップインダクタの製造方法
US6100178A (en) * 1997-02-28 2000-08-08 Ford Motor Company Three-dimensional electronic circuit with multiple conductor layers and method for manufacturing same
US6009620A (en) * 1998-07-15 2000-01-04 International Business Machines Corporation Method of making a printed circuit board having filled holes
JP4770059B2 (ja) * 2001-05-24 2011-09-07 パナソニック株式会社 セラミック多層基板の製造方法
US7127809B2 (en) * 2004-03-18 2006-10-31 Northrop Grumman Corporation Method of forming one or more base structures on an LTCC cofired module
US20200288569A1 (en) * 2019-03-04 2020-09-10 OSI Electronics, Inc. Circuit Board with Improved Thermal, Moisture Resistance, and Electrical Properties

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2548258A1 (de) * 1975-10-28 1977-05-05 Siemens Ag Verfahren zur herstellung mehrlagiger mikroverdrahtungen
JPS56157095A (en) * 1980-05-07 1981-12-04 Oki Electric Ind Co Ltd Method of manufacturing thick film multilayer board
JPS59132699A (ja) * 1983-01-19 1984-07-30 富士通株式会社 多層セラミツク回路基板の製造方法
JPS6027191A (ja) * 1983-07-25 1985-02-12 株式会社日立製作所 ガラスセラミツクス多層配線基板の積層法
JPS60175495A (ja) * 1984-02-20 1985-09-09 松下電器産業株式会社 多層基板
FR2571545B1 (fr) * 1984-10-05 1987-11-27 Thomson Csf Procede de fabrication d'un substrat de circuit hybride de forme non plane, et circuit hybride non plan obtenu par ce procede
US4655864A (en) * 1985-03-25 1987-04-07 E. I. Du Pont De Nemours And Company Dielectric compositions and method of forming a multilayer interconnection using same
US4654095A (en) * 1985-03-25 1987-03-31 E. I. Du Pont De Nemours And Company Dielectric composition
JPS6248097A (ja) * 1985-08-28 1987-03-02 日本特殊陶業株式会社 多層回路基板の製造法
US4799984A (en) * 1987-09-18 1989-01-24 E. I. Du Pont De Nemours And Company Method for fabricating multilayer circuits
US4867935A (en) * 1988-02-26 1989-09-19 E. I. Du Pont De Nemours And Company Method for preparing ceramic tape compositions
US4806188A (en) * 1988-03-04 1989-02-21 E. I. Du Pont De Nemours And Company Method for fabricating multilayer circuits
US4927733A (en) * 1988-12-23 1990-05-22 E. I. Du Pont De Nemours And Company Conformation of vacuum - laminated solder mask coated printed circuit boards by fluid pressurizing

Also Published As

Publication number Publication date
EP0428997A3 (en) 1992-08-26
EP0428997B1 (de) 1996-04-03
DE69026341D1 (de) 1996-05-09
US5006182A (en) 1991-04-09
DE69026341T2 (de) 1996-08-14
JPH06103794B2 (ja) 1994-12-14
KR930004137B1 (ko) 1993-05-20
JPH03208395A (ja) 1991-09-11
CA2030151A1 (en) 1991-05-18
KR910011106A (ko) 1991-06-29
EP0428997A2 (de) 1991-05-29

Similar Documents

Publication Publication Date Title
ATE136420T1 (de) Verfahren zur herstellung von mehrschichtleiterplatten
EP1727409A8 (de) Gedruckte Schaltungsplatte und Verfahren zur Herstellung
EA200100928A1 (ru) Способ изготовления многослойной печатной платы и предназначенная для этого композиционная фольга
DE69926939D1 (de) Verfahren zur Herstellung einer mehrschichtigen gedruckten Leiterplatte
EP0282625A3 (de) Verfahren zur Herstellung einer gedruckten Mehrschichtleiterplatte vom starren Typ
EP1267596A3 (de) Gedruckte Leiterplatte und Verfahren zu deren Herstellung
DE3278193D1 (en) Method for fabricating multilayer laminated printed circuit boards
DE69203691D1 (de) Zwei- oder mehrlagige Leiterplatte, Verfahren zur Herstellung von solchen Leiterplatten und Laminat für die Herstellung von solchen Leiterplatten durch ein solches Verfahren.
EP0307878A3 (de) Verfahren zur Herstellung von Mehrschichtleiterplatten
GB2063571A (en) Circuit boards
RU93058543A (ru) Способ изготовления многослойных печатных плат и многослойная печатная плата
DE3484570D1 (de) Zusammengesetzte leiterplatte mit metallmusterlagen und verfahren zur herstellung.
EP0789390A3 (de) Verfahren zur Herstellung einer mehrschichtigen hybriden Schaltung
EP0460856A3 (en) Copper foil for inner layer circuit of multi-layered printed circuit board, method of producing the same and multi-layered printed circuit board having the same
DE3585729D1 (de) Verfahren zur herstellung einer keramischen mehrschichtleiterplatte mit kupfermetallisierung.
ATE117869T1 (de) Mischleiterplatten und verfahren zu ihrer herstellung.
MY130361A (en) Multilayer printed wiring board
ATE311736T1 (de) Verfahren zum herstellen von löchern in einer mehrlagenleiterplatte
EP0394678A3 (de) Mehrlagen-Leiterplatten für Feinleiter und Verfahren zu ihrer Herstellung
EP0211180A3 (de) Herstellungsverfahren für mehrschichtige Leiterplatten
EP1282343A4 (de) Herstellungsmethode für eine mehrlagige leiterplatte
JPS6489591A (en) Manufacture of wiring board and that of multilayer wiring board
EP0222618A3 (de) Integrierte Mehrschichthybridschaltung und Verfahren zu deren Herstellung
JPH0748589B2 (ja) 多層プリント基板の製造方法
JPH04312995A (ja) 銅張り積層板の製造方法

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties