CN103996707B - Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof - Google Patents

Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof Download PDF

Info

Publication number
CN103996707B
CN103996707B CN201410024945.7A CN201410024945A CN103996707B CN 103996707 B CN103996707 B CN 103996707B CN 201410024945 A CN201410024945 A CN 201410024945A CN 103996707 B CN103996707 B CN 103996707B
Authority
CN
China
Prior art keywords
algan
layer
silicide
gan
gate electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410024945.7A
Other languages
Chinese (zh)
Other versions
CN103996707A (en
Inventor
冯倩
杜锴
代波
张春福
梁日泉
郝跃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xidian University
Original Assignee
Xidian University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xidian University filed Critical Xidian University
Priority to CN201410024945.7A priority Critical patent/CN103996707B/en
Publication of CN103996707A publication Critical patent/CN103996707A/en
Application granted granted Critical
Publication of CN103996707B publication Critical patent/CN103996707B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

The invention discloses one and add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof, described structure includes substrate, intrinsic GaN layer, AlN sealing coat, intrinsic AlGaN layer, AlGaN doped layer, p-type GaN layer, gate electrode, source electrode, drain electrode, grid field plate, insulating barrier, passivation layer and for regulating the silicide of two-dimensional electron gas.Described source electrode, drain electrode and insulating barrier are positioned on AlGaN doped layer, and described gate electrode is positioned on p-type GaN layer, and silicide is positioned on insulating barrier.Grid field plate electrically connects with gate electrode, described silicide, and insulating barrier and AlGaN layer are introduced compressive stress, and the AlGaN layer between silicide is subject to tensile stress, by making block be smaller than block width so that AlGaN layer totally obtains tensile stress, increases the concentration of 2DEG.

Description

Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof
Technical field
The invention belongs to microelectronics technology, relate to semiconductor device to make, one adds grid field plate enhanced AlGaN/GaNHEMT device architecture and manufacture method specifically, can be used for making the enhancement type high electron mobility transistor of low on-resistance, altofrequency, high-breakdown-voltage.
Background technology
, the characteristic such as breakdown electric field high, thermal conductivity high, saturated electrons speed big and heterojunction boundary two-dimensional electron gas high big with its energy gap with SiC and GaN the 3rd bandwidth bandgap quasiconductor being representative in recent years so that it is receive significant attention.In theory, the devices such as high electron mobility transistor (HEMT) that these materials make, LED, laser diode LD are utilized to have obvious advantageous characteristic than existing device, therefore it has been carried out extensive and deep research by researcher both at home and abroad in the last few years, and achieves the achievement in research attracted people's attention.
AlGaN/GaN hetero-junctions high electron mobility transistor (HEMT) has had shown that advantageous advantage in high-temperature device and HIGH-POWERED MICROWAVES device, and pursuit device altofrequency, high pressure, high power have attracted numerous research.In recent years, make higher frequency high pressure AlGaN/GaNHEMT and become the another study hotspot of concern.After having grown due to AlGaN/GaN hetero-junctions, heterojunction boundary exists for a large amount of two-dimensional electron gas 2DEG, and when interface resistivity reduces, we can obtain higher device frequency characteristic.AlGaN/GaN hetero-junctions electron mobility transistor can obtain significantly high frequency, but often will to sacrifice high pressure resistant property for cost.The method of the AlGaN/GaN heterojunction transistor frequency improved at present is as follows:
1. combine without passivated dielectric medium (dielectric-freepassivation) with long Ohmic contact of living again to reduce resistivity.Referring to InAlN/AlN/GaNHEMTsWithRegrownOhmicContactsandf such as YuanzhengYue, ZongyangHu, JiaGuoTOf370GH.EDL.Vol33.NO.7, P1118-P1120.The process employs 30 nanometers of grid long, and combine without passivated dielectric medium (dielectric-freepassivation) with long Ohmic contact of living again to reduce source and drain resistivity.Frequency can reach 370GHz.Can also by minimizing channel length continuation raising frequency to 500GHz.
2. long heavy-doped source of living again drains to the Two-dimensional electron gas channel of nearly grid.Referring to self-aligned-gateGaN-HEMTswithheavily-dopedn such as Shinohara, K.Regan, D.Corrion, A.Brown+-GaNohmiccontactsto2DEG;IEDM, IEEE;2012.Live again long n in the past+GaN Ohmic contact achieves noticeable achievement to reducing raceway groove contact resistance, but the Two-dimensional electron gas channel that heavy-doped source drain contact is directly arrived under gate electrode can obtain better frequency characteristic and current characteristics.In literary composition, the method for report makes frequency reach fT/ fmax=342/518GHz.Breakdown voltage 14V simultaneously.
Summary of the invention
Present invention aims to the deficiency of above altofrequency device, a kind of method raceway groove being produced stress based on silicide is provided, to improve the frequency characteristic voltage endurance of enhanced AlGaN/GaN high mobility transistor simultaneously, strengthen controllability and the repeatability of technique, meet GaN base electronic device to altofrequency, high-tension application requirement.
The present invention is achieved in that
The technical thought of the present invention is: use epitaxial growth the method etched grow insulating barrier on AlGaN, a step-like thick thin dielectric layer is generated by etching, multiple bulk silicon compound is grown again on thin dielectric layer, silicide agglomeration is smaller than block width, also grows Formation of silicide field plate and be connected in gate electrode in thick dielectric layer.Owing to the thermal coefficient of expansion of silicide is more than the thermal coefficient of expansion of insulating barrier Yu AlGaN.When epitaxial growth cools down, insulating barrier and AlGaN layer can be introduced compressive stress by silicide, and meanwhile, the AlGaN layer between silicide will be subject to tensile stress.When AlGaN layer is subject to compressive stress time, the 2DEG concentration being positioned at AlGaN/GaN interface reduces to some extent, and when AlGaN layer is subject to tensile stress time, the 2DEG concentration being positioned at AlGaN/GaN interface increases to some extent.The size of AlGaN layer institute compression chord (tensile stress) is relevant with the length of silicide (silicide spacing), this relation is not a kind of linear relationship, and be treated as, with the stress suffered by AlGaN layer in time reducing, the impact of polarization charge is increased sharply (being illustrated in fig. 2 shown below), so we can make the width of silicide, spacing difference between silicide realizes the adjustment of two-dimensional electron gas, increasing of 2DEG concentration still reduces the magnitude relationship then depending on the two on the whole, in this invention, we select to make two-dimensional electron gas increase to reduce channel resistance.So tensile stress is greater than compressive stress, then silicide width is greater than silicide spacing.As shown in Figure 2, if the width of silicide is 1 μm, silicide spacing is 0.25 μm,. the tension force effect that so silicide spacing (0.25 μm) region is experienced makes polarization charge finally two orders of magnitude bigger than the polarization charge of silicide regions (1 μm), so effect on the whole shows as AlGaN layer and is subject to tensile stress and polarization charge concentration increases to some extent, thus the concentration of 2DEG also presents the result of overall increase because of the increase of polarization charge between grid source and between grid leak.Therefore the resistance in this region reduces to some extent.Referring to IEICETRANS.ELECTON, VOL.E93-C, NO.8AUGUST2010.AnalysisofPassivation-Film-InducedStressE ffectsonElectricalPropertiesinAlGaN/GaNHEMTs. is by selecting the length being smaller than silicide made between silicide, what make 2DEG concentration increases the reduction much larger than 2DEG concentration, so that the resistance between grid leak and grid source reduces to some extent, improve the frequency characteristic of high mobility transistor when not changing grid leak spacing.Field plate in thick dielectric layer is thicker due to medium, and the impact of 2DEG can be ignored, but can play the effect of field plate after being connected in gate electrode, it is possible to improve the voltage endurance of the present invention.
According to above-mentioned technical thought, one adds grid field plate enhanced AlGaN/GaNHEMT device architecture, and described structure includes substrate, intrinsic GaN layer, AlN sealing coat, intrinsic AlGaN layer, AlGaN doped layer .p type GaN layer, gate electrode, source electrode, drain electrode, grid field plate, insulating barrier, passivation layer and for regulating the silicide of two-dimensional electron gas;Described AlGaN doped layer is positioned on intrinsic AlGaN layer, and p-type GaN layer is positioned on AlGaN doped layer, and source-drain electrode and insulating barrier are positioned on AlGaN doped layer, and gate electrode is positioned on p-type GaN layer, and silicide is positioned on insulating barrier;Enhanced AlGaN/GaN heterojunction material is had at substrate Epitaxial growth, and on this heterojunction material, it is formed with source electrode and drain electrode, and then deposit a layer insulating, wherein thick dielectric layer is between gate electrode and drain electrode, adjacent gate electrode, thickness is 200nm-700nm;Thin dielectric layer lays respectively between thick dielectric layer and drain electrode and between gate electrode and source electrode, thickness is 5~10nm, between grid leak region on the insulating layer and grid source region, is formed with silicide, silicide is block, insulating barrier and AlGaN layer being introduced compressive stress, the AlGaN layer between silicide can be subject to tensile stress, by making block be smaller than block width, AlGaN layer is made totally to obtain tensile stress, so that 2DEG is strengthened in raceway groove, described silicide includes NiSi, TiSi2Or Co2Si, is electrically connected to form grid field plate by the silicide in thick dielectric layer and gate electrode;There is p-GaN epitaxial layer below gate electrode, form enhancement device.Finally deposit passivation layer realizes the passivation of device.
Backing material in the present invention is sapphire, carborundum, GaN or MgO, intrinsic AlGaN layer and in AlGaN doped layer the component of Al and Ga can regulate, AlxGa1-xX=0~1 in N, its intrinsic GaN layer can replace with AlGaN layer, and in this AlGaN, Al component is less than the Al component in intrinsic AlGaN layer and AlGaN doped layer, and p-type GaN material can replace with p-type AlGaN material or p-type InGaN material.According to above-mentioned technical thought, metal silicide is utilized to improve the structure of enhanced AlGaN/GaNHEMT device performance, including following process:
(1) epitaxially grown enhancement mode p-GaN/AlGaN/GaN material is carried out organic washing, clean with the deionized water of flowing and put into HCl: H2The solution of O=1: 1 volume ratio carries out corrosion 30-60s, finally cleans with the deionized water of flowing and dry up with high pure nitrogen;
(2) the p-GaN/AlGaN/GaN material cleaned up is carried out photoetching and dry etching, be formed with region meas;
(3) the p-GaN/AlGaN/GaN material preparing table top is carried out photoetching, form the etch areas of p-GaN;
(4) and by material putting in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, Cl2The flow that flow is 10sccm, Ar gas be 10sccm, etch period is 10min, etches away the extra-regional p-GaN epitaxial layer of gate electrode;
(5) the p-GaN/AlGaN/GaN material completing etching is carried out photoetching, form source and drain ohmic contact regions, put into and electron beam evaporation platform deposits metal ohmic contact Ti/Al/Ni/Au=20/120/45/50nm and peels off, last in nitrogen environment, carry out 850 DEG C, the rapid thermal annealing of 35s, form Ohmic contact;
(6) device is put into preparation Al in magnetron sputtering reative cell2O3Thin film, process conditions are: the DC offset voltage of Al target is 100V, Ar throughput be 30sccm, O2 flow is 10sccm, and the pressure of reative cell is 0.5Pa, the Al that deposit 300nm is thick2O3Thin film;
(7) device completing deposit is carried out photoetching development, form Al2O3The wet etching district of thin film, puts into HF: H by material2In the solution of O=1: 10 volume ratios, corrode 3-5min, by Al2O3Corrode to 5-10nm;
(8) then device is put in the reative cell of magnetron sputtering and sputter Ni and Si simultaneously, process conditions are: the DC offset voltage of Ni target is 100V, the radio-frequency bias voltage of Si target is 450V, and the flow of carrier gas Ar is 30sccm, the hybrid metal thin film that codeposition 100nm~150nm is thick;
(9) device having deposited thin film carrying out photoetching, form the etching window district of mixed film, and put in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, CF4The flow that flow is 20sccm, Ar gas be 10sccm, etch period is 5min, and the silicide stayed on device after dry etching is bulk, and makes to be smaller than silicide agglomeration width between silicide agglomeration;
(10) device is put in quick anneal oven, carry out 450 DEG C in a nitrogen environment, the rapid thermal annealing of 30s, form NiSi alloy, insulating barrier and AlGaN layer can be introduced compressive stress by silicide, and the AlGaN layer between silicide can be subject to tensile stress, by making block be smaller than block width, AlGaN layer is made totally to obtain tensile stress, so that 2DEG is strengthened in raceway groove;
(11) device completing alloy is carried out photoetching, form gate electrode and grid field plate region, and device is put into HF: H2By the Al in gate electrode region in the solution of O=1: 1 volume ratio2O3Corrosion forms gate electrode and grid field plate window completely, is then placed in electron beam evaporation platform and deposits Ni/Au=20/200nm and peel off, completes gate electrode and the preparation of grid field plate;
(12) putting into PECVD reative cell deposit SiN passivating film by completing device prepared by gate electrode, concrete technology condition is: SiH4Flow be 40sccm, NH3Flow be 10sccm, chamber pressure is 1~2Pa, and radio-frequency power is 40W, the SiN passivating film that deposit 200nm~300nm is thick;
(13) device is carried out again, photoetching development, form the etched area of SiN thin film, and put in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, CF4The flow that flow is 20sccm, Ar gas be 10sccm, etch period is 10min, SiN and Al source electrode, drain electrode and gate electrode covered above2O3Thin film etches away;
(14) device is carried out, photoetching development, and put in electron beam evaporation platform deposit Ti/Au=20/200nm add thick electrode, complete the preparation of integral device.
Present invention have the advantage that
(1) method that the device of the present invention adopts deposition insulating layer and silicide, produces stress effect to AlGaN, regulates electron gas concentration and electric field intensity in raceway groove.Improve device frequency characteristic.
(2) in the present invention prepared silicide between grid leak and grid source, improve frequency characteristic without the need for reducing grid leak distance, from without sacrificing high pressure resistant property.
(3) owing to size and the spacing of silicide can be regulated between grid leak and grid source as required in the present invention, thus regulating stress effect size.Electron gas concentration and frequency characteristic can regulate as required between grid source and between grid leak.
(4) in the present invention, the addition of grid field plate improves the voltage endurance of device.
Accompanying drawing explanation
Be more fully described the exemplary embodiment of the present invention by referring to accompanying drawing, the above and other aspect of the present invention and advantage will become more easily clear, in the accompanying drawings:
Fig. 1 is the cross-sectional view of device of the present invention;
Fig. 2 is physical principle explanation figure (polarization charge is with the change of silicide width);
Fig. 3 is the fabrication processing schematic diagram of device of the present invention.
Detailed description of the invention
Hereinafter, it is more fully described the present invention, various embodiments shown in the drawings now with reference to accompanying drawing.But, the present invention can implement in many different forms, and should not be construed as limited to embodiment set forth herein.On the contrary, it is provided that these embodiments make the disclosure will be thoroughly with completely, and fully convey the scope of the present invention to those skilled in the art.
Hereinafter, the exemplary embodiment of the present invention it is more fully described with reference to the accompanying drawings.
With reference to Fig. 1, one adds grid field plate enhanced AlGaN/GaNHEMT device architecture, and described structure includes substrate, intrinsic GaN layer, AlN sealing coat, intrinsic AlGaN layer, AlGaN doped layer, p-type GaN layer, gate electrode, source electrode, drain electrode, grid field plate, insulating barrier, passivation layer and for regulating the silicide of two-dimensional electron gas;Described AlGaN doped layer is positioned on intrinsic AlGaN layer, and p-type GaN layer is positioned on AlGaN doped layer, and source-drain electrode and insulating barrier are positioned on AlGaN doped layer, and gate electrode is positioned on p-type GaN layer, and silicide is positioned on insulating barrier;Enhanced AlGaN/GaN heterojunction material is had at substrate Epitaxial growth, and on this heterojunction material, it is formed with source electrode and drain electrode, then a layer insulating is deposited, wherein thick dielectric layer is between gate electrode and drain electrode, adjacent gate electrode, thickness is 200nm-700nm, thin dielectric layer lays respectively between thick dielectric layer and drain electrode and between gate electrode and source electrode, thickness is 5~10nm, between grid leak region on the insulating layer and grid source region, it is formed with silicide, insulating barrier and AlGaN layer can be introduced compressive stress by silicide, AlGaN layer between silicide can be subject to tensile stress, block is smaller than block width and makes AlGaN layer totally obtain tensile stress, so that 2DEG is strengthened in raceway groove, described silicide includes NiSi, TiSi2Or Co2Si, is electrically connected to form grid field plate by the silicide in thick dielectric layer and gate electrode;There is p-GaN epitaxial layer below gate electrode, form enhancement device.Finally deposit passivation layer realizes the passivation of device.
The foregoing is only embodiments of the invention, be not limited to the present invention.The present invention can have various suitable change and change.All make within the spirit and principles in the present invention any amendment, equivalent replacement, improvement etc., should be included within protection scope of the present invention.

Claims (7)

1. one kind adds grid field plate enhanced AlGaN/GaNHEMT device architecture, it is characterised in that: described structure includes substrate, intrinsic GaN layer, AlN sealing coat, intrinsic AlGaN layer, AlGaN doped layer, p-type GaN layer, gate electrode, source electrode, drain electrode, grid field plate, insulating barrier, passivation layer and for regulating the silicide of raceway groove electric field;Described AlGaN doped layer is positioned on intrinsic AlGaN layer, and p-type GaN layer is positioned on AlGaN doped layer, and source-drain electrode and insulating barrier are positioned on AlGaN doped layer, and gate electrode is positioned on p-type GaN layer, and silicide is positioned on insulating barrier;Enhanced AlGaN/GaN heterojunction material is had at substrate Epitaxial growth, and on this heterojunction material, it is formed with source electrode and drain electrode, then a layer insulating is deposited, wherein thick dielectric layer is between gate electrode and drain electrode, adjacent gate electrode, thickness is 200nm-700nm, thin dielectric layer lays respectively between thick dielectric layer and drain electrode and between gate electrode and source electrode, thickness is 5~10nm, between grid leak region on the insulating layer and grid source region, it is formed with silicide, silicide is block, insulating barrier and AlGaN layer can be introduced compressive stress, AlGaN layer between silicide can be subject to tensile stress, by making block be smaller than block width, AlGaN layer is made totally to obtain tensile stress, so that 2DEG is strengthened in raceway groove, described silicide includes NiSi, TiSi2Or Co2Si, is electrically connected to form grid field plate by the silicide in thick dielectric layer and gate electrode;There is p-GaN epitaxial layer below gate electrode, form enhancement device, finally deposit passivation layer realizes the passivation of device.
2. according to claim 1 add grid field plate enhanced AlGaN/GaNHEMT device architecture, it is characterised in that: backing material therein is sapphire, carborundum, GaN or MgO.
3. according to claim 1 add grid field plate enhanced AlGaN/GaNHEMT device architecture, it is characterised in that: intrinsic AlGaN layer and in AlGaN doped layer the component of Al and Ga can regulate, AlxGa1-xX=0~1 in N.
4. according to claim 1 add grid field plate enhanced AlGaN/GaNHEMT device architecture, it is characterised in that: its intrinsic GaN layer replaces with AlGaN layer, and in this AlGaN, the component of Al is less than the Al component in intrinsic AlGaN layer and AlGaN doped layer.
5. according to claim 1 add grid field plate enhanced AlGaN/GaNHEMT device architecture, it is characterized by: wherein p-type GaN layer material replaces with p-type AlGaN material or p-type InGaN material.
6. according to claim 1 add grid field plate enhanced AlGaN/GaNHEMT device architecture, it is characterized by: the silicide being positioned in thick dielectric layer and gate electrode are electrically connected formation grid field plate, improve the breakdown voltage of device.
7., based on the manufacture method adding grid field plate enhanced AlGaN/GaNHEMT device architecture, comprise the steps:
(1) epitaxially grown enhancement mode p-GaN/AlGaN/GaN material is carried out organic washing, clean with the deionized water of flowing and put into HCl: H2The solution of O=1: 1 volume ratio carries out corrosion 30-60s, finally cleans with the deionized water of flowing and dry up with high pure nitrogen;
(2) the p-GaN/AlGaN/GaN material cleaned up is carried out photoetching and dry etching, be formed with region meas;
(3) the p-GaN/AlGaN/GaN material preparing table top is carried out photoetching, form the etch areas of p-GaN;
(4) and by material putting in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, Cl2The flow that flow is 10sccm, Ar gas be 10sccm, etch period is 10min, etches away the extra-regional p-GaN epitaxial layer of gate electrode;
(5) the p-GaN/AlGaN/GaN material completing etching is carried out photoetching, form source-drain electrode contact area, put into and electron beam evaporation platform deposits metal ohmic contact Ti/Al/Ni/Au=20/120/45/50nm and peels off, last in nitrogen environment, carry out 850 DEG C, the rapid thermal annealing of 35s, form Ohmic contact;
(6) device is put into preparation Al in magnetron sputtering reative cell2O3Thin film, process conditions are: the DC offset voltage of Al target is 100V, Ar throughput be 30sccm, O2 flow is 10sccm, and the pressure of reative cell is 0.5Pa, the Al that deposit 300nm is thick2O3Thin film;
(7) device completing deposit is carried out photoetching development, form Al2O3The wet etching district of thin film, puts into HF: H by material2In the solution of O=1: 10 volume ratios, corrode 3-5min, by Al2O3Corrode to 5-10nm;
(8) then device is put in the reative cell of magnetron sputtering and sputter Ni and Si simultaneously, process conditions are: the DC offset voltage of Ni target is 100V, the radio-frequency bias voltage of Si target is 450V, and the flow of carrier gas Ar is 30sccm, the hybrid metal thin film that codeposition 100nm~150nm is thick;
(9) device having deposited thin film carrying out photoetching, form the etching window district of mixed film, and put in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, CF4The flow that flow is 20sccm, Ar gas be 10sccm, etch period is 5min, and the silicide stayed on device after dry etching is bulk, and makes to be smaller than silicide agglomeration width between silicide agglomeration;
(10) device is put in quick anneal oven, carry out 450 DEG C in a nitrogen environment, the rapid thermal annealing of 30s, form NiSi alloy, insulating barrier and AlGaN layer can be introduced compressive stress by silicide, and the AlGaN layer between silicide can be subject to tensile stress, by making block be smaller than block width, AlGaN layer is made totally to obtain tensile stress, so that 2DEG is strengthened in raceway groove;
(11) device completing alloy is carried out photoetching, form gate electrode and grid field plate region, and device is put into HF: H2By the Al in gate electrode region in the solution of O=1: 1 volume ratio2O3Corrosion forms gate electrode and grid field plate window completely, is then placed in electron beam evaporation platform and deposits Ni/Au=20/200nm and peel off, completes gate electrode and the preparation of grid field plate;
(12) putting into PECVD reative cell deposit SiN passivating film by completing device prepared by gate electrode, concrete technology condition is: SiH4Flow be 40sccm, NH3Flow be 10sccm, chamber pressure is 1~2Pa, and radio-frequency power is 40W, the SiN passivating film that deposit 200nm~300nm is thick;
(13) device is carried out again, photoetching development, form the etched area of SiN thin film, and put in ICP dry etching reative cell, process conditions are: upper electrode power is 200W, and lower electrode power is 20W, and chamber pressure is 1.5Pa, CF4The flow that flow is 20sccm, Ar gas be 10sccm, etch period is 10min, SiN and Al source electrode, drain electrode and gate electrode covered above2O3Thin film etches away;
(14) device is carried out, photoetching development, and put in electron beam evaporation platform deposit Ti/Au=20/200nm add thick electrode, complete the preparation of integral device.
CN201410024945.7A 2014-01-20 2014-01-20 Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof Expired - Fee Related CN103996707B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410024945.7A CN103996707B (en) 2014-01-20 2014-01-20 Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410024945.7A CN103996707B (en) 2014-01-20 2014-01-20 Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof

Publications (2)

Publication Number Publication Date
CN103996707A CN103996707A (en) 2014-08-20
CN103996707B true CN103996707B (en) 2016-06-29

Family

ID=51310810

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410024945.7A Expired - Fee Related CN103996707B (en) 2014-01-20 2014-01-20 Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof

Country Status (1)

Country Link
CN (1) CN103996707B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105932041B (en) * 2016-05-06 2019-03-26 西安电子科技大学 The face N GaN base fin high electron mobility transistor and production method
CN113380623A (en) * 2016-06-08 2021-09-10 苏州能屋电子科技有限公司 Method for realizing enhanced HEMT (high Electron mobility transistor) through p-type passivation

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101414629A (en) * 2008-12-03 2009-04-22 西安电子科技大学 Source field plate transistor with high electron mobility
CN103337516A (en) * 2013-06-07 2013-10-02 苏州晶湛半导体有限公司 Enhanced switching device and manufacturing method thereof

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7388236B2 (en) * 2006-03-29 2008-06-17 Cree, Inc. High efficiency and/or high power density wide bandgap transistors
JP4514063B2 (en) * 2007-08-30 2010-07-28 古河電気工業株式会社 ED type inverter circuit and integrated circuit element

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101414629A (en) * 2008-12-03 2009-04-22 西安电子科技大学 Source field plate transistor with high electron mobility
CN103337516A (en) * 2013-06-07 2013-10-02 苏州晶湛半导体有限公司 Enhanced switching device and manufacturing method thereof

Also Published As

Publication number Publication date
CN103996707A (en) 2014-08-20

Similar Documents

Publication Publication Date Title
CN102386223B (en) High-threshold voltage gallium nitride (GaN) enhancement metal oxide semiconductor heterostructure field effect transistor (MOSHFET) device and manufacturing method
CN103904114B (en) Add source field plate enhanced AlGaN/GaN HEMT device architecture and preparation method thereof
CN103904111B (en) Based on enhanced AlGaN/GaN HEMT device structure and preparation method thereof
CN103745992B (en) AlGaN/GaN MISHEMT high tension apparatus based on compound drain electrode and preparation method thereof
CN103779406B (en) Add source field plate depletion type insulated gate AlGaN/GaN device architecture and preparation method thereof
CN103745990B (en) Depletion-mode AlGaN/GaN MISHEMT high tension apparatus and preparation method thereof
CN104064595B (en) A kind of enhanced AlGaN based on slot grid structure/GaN MISHEMT device architecture and preparation method thereof
CN103904112B (en) Depletion type insulated gate AlGaN/GaN device architecture and preparation method thereof
CN103996707B (en) Add grid field plate enhanced AlGaN/GaN HEMT device structure and preparation method thereof
CN210897283U (en) Semiconductor device with a plurality of transistors
CN103762234B (en) Based on the AlGaN/GaN MISHEMT high tension apparatus and preparation method thereof of super junction leakage field plate
CN103779409B (en) Depletion-type AlGaN/GaN HEMT structure and manufacturing method thereof
CN103904110B (en) Add grid field plate depletion type insulated gate AlGaN/GaN device architecture and preparation method thereof
CN103794643B (en) A kind of based on groove grid high tension apparatus and preparation method thereof
CN104037217B (en) AlGaN/GaN HEMT switching element structure based on composite dipole layer and manufacturing method
CN103779407B (en) Add source field plate depletion-mode AlGaN/GaN HEMT device architecture and preparation method thereof
CN103779408B (en) Based on depletion type groove grid AlGaN/GaN HEMT device structure and preparation method thereof
CN103839996B (en) Groove grid high tension apparatus based on compound drain electrode and preparation method thereof
CN103904113B (en) Depletion type AlGaN / GaN HEMT component structure with gate field plate and manufacturing method of depletion type AlGaN / GaN HEMT component structure
CN103779398B (en) Band source field plate groove grid AIGaN/GaN HEMT device architecture and preparation method thereof
CN103779411B (en) High voltage device based on super junction groove gates and manufacturing method of high voltage device
CN208368511U (en) Semiconductor devices
CN103762235B (en) AlGaN/GaN high tension apparatus based on super junction leakage field plate and preparation method thereof
CN103745993B (en) Based on the AlGaN/GaN MISHEMT high tension apparatus and preparation method thereof of superjunction
CN103745991B (en) AlGaN/GaN high tension apparatus based on super knot and preparation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160629

Termination date: 20210120