ZA835127B - Separate resetting of processors in a multiprocessor control - Google Patents
Separate resetting of processors in a multiprocessor controlInfo
- Publication number
- ZA835127B ZA835127B ZA835127A ZA835127A ZA835127B ZA 835127 B ZA835127 B ZA 835127B ZA 835127 A ZA835127 A ZA 835127A ZA 835127 A ZA835127 A ZA 835127A ZA 835127 B ZA835127 B ZA 835127B
- Authority
- ZA
- South Africa
- Prior art keywords
- processors
- multiprocessor control
- separate resetting
- resetting
- separate
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/142—Reconfiguring to eliminate the error
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0421—Multiprocessor system
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0428—Safety, monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Automation & Control Theory (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
- Retry When Errors Occur (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US42099982A | 1982-09-21 | 1982-09-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
ZA835127B true ZA835127B (en) | 1984-07-25 |
Family
ID=23668772
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ZA835127A ZA835127B (en) | 1982-09-21 | 1983-07-14 | Separate resetting of processors in a multiprocessor control |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0103850A3 (ja) |
JP (1) | JPS5972554A (ja) |
AU (1) | AU575297B2 (ja) |
CA (1) | CA1212987A (ja) |
ES (1) | ES525391A0 (ja) |
ZA (1) | ZA835127B (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2145253A (en) * | 1983-08-17 | 1985-03-20 | Philips Electronic Associated | Method of controlling a domestic appliance |
AU622626B2 (en) * | 1987-06-03 | 1992-04-16 | Sony Corporation | Method of processing data |
JP2677609B2 (ja) * | 1988-06-20 | 1997-11-17 | 株式会社日立製作所 | マイクロコンピュータ |
DE4004709C2 (de) * | 1990-02-15 | 1999-01-07 | Bosch Gmbh Robert | Rechnersystem |
JPH04217060A (ja) * | 1990-12-18 | 1992-08-07 | Hitachi Ltd | 複合プロセッサシステムのリセット方法 |
US5333285A (en) * | 1991-11-21 | 1994-07-26 | International Business Machines Corporation | System crash detect and automatic reset mechanism for processor cards |
US6654648B2 (en) | 2000-04-03 | 2003-11-25 | Toyota Jidosha Kabushiki Kaisha | Technique of monitoring abnormality in plurality of CPUs or controllers |
US7087529B2 (en) | 2003-10-02 | 2006-08-08 | Amcol International Corporation | Chemical-mechanical polishing (CMP) slurry and method of planarizing surfaces |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1310664A (en) * | 1971-01-28 | 1973-03-21 | Ibm | Data handling systems |
US4263650B1 (en) * | 1974-10-30 | 1994-11-29 | Motorola Inc | Digital data processing system with interface adaptor having programmable monitorable control register therein |
JPS57113169A (en) * | 1980-12-29 | 1982-07-14 | Fujitsu Ltd | Microcomputer |
US4521847A (en) * | 1982-09-21 | 1985-06-04 | Xerox Corporation | Control system job recovery after a malfunction |
-
1983
- 1983-07-12 AU AU16751/83A patent/AU575297B2/en not_active Ceased
- 1983-07-14 ZA ZA835127A patent/ZA835127B/xx unknown
- 1983-08-31 CA CA000435723A patent/CA1212987A/en not_active Expired
- 1983-09-06 ES ES525391A patent/ES525391A0/es active Granted
- 1983-09-13 JP JP58169062A patent/JPS5972554A/ja active Pending
- 1983-09-14 EP EP83109093A patent/EP0103850A3/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
EP0103850A2 (en) | 1984-03-28 |
JPS5972554A (ja) | 1984-04-24 |
ES8502560A1 (es) | 1985-01-01 |
AU1675183A (en) | 1984-03-29 |
EP0103850A3 (en) | 1987-01-14 |
ES525391A0 (es) | 1985-01-01 |
AU575297B2 (en) | 1988-07-28 |
CA1212987A (en) | 1986-10-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3380724D1 (en) | Image processors | |
DE3380232D1 (en) | Interrupt processor | |
GB2110442B (en) | Multiprocessing interrupt arrangement | |
HK2988A (en) | An array processor architecture utilizing modular elemental processors | |
JPS5760443A (en) | Interrupt processor | |
DE3380778D1 (en) | Multi-processor axis control | |
DE3066708D1 (en) | Multiprocessor system including i/o interrupt handling mechanism | |
EP0099244A3 (en) | Partitionable multiprocessing systems | |
DE3372418D1 (en) | Segregator functional plane for use in a modular array processor | |
GB8405937D0 (en) | Multiprocessor computer system | |
ZA834372B (en) | Associative processor | |
GB8322092D0 (en) | Developer | |
JPS57124789A (en) | Word processor | |
ES525389A0 (es) | Mejoras introducidas en un control de sistema de procesadores multiples | |
GB8325246D0 (en) | Multiprocessor computing system | |
JPS5797581A (en) | Word processor | |
JPS57125986A (en) | Word processor | |
EP0111952A3 (en) | Verification of a processor architecture having a partial instruction set | |
DE3377882D1 (en) | Central execution pipeline unit | |
GB8302641D0 (en) | Developer | |
JPS57124790A (en) | Word processor | |
ZA835127B (en) | Separate resetting of processors in a multiprocessor control | |
GB8418117D0 (en) | Multiprocessor for intercommunication of processors | |
GB8426697D0 (en) | Determining neutron exposure | |
IE832274L (en) | Gypsum free of radioactivity |