WO2023173466A1 - 显示装置及其显示方法 - Google Patents

显示装置及其显示方法 Download PDF

Info

Publication number
WO2023173466A1
WO2023173466A1 PCT/CN2022/083240 CN2022083240W WO2023173466A1 WO 2023173466 A1 WO2023173466 A1 WO 2023173466A1 CN 2022083240 W CN2022083240 W CN 2022083240W WO 2023173466 A1 WO2023173466 A1 WO 2023173466A1
Authority
WO
WIPO (PCT)
Prior art keywords
display
virtual
row
data
signal
Prior art date
Application number
PCT/CN2022/083240
Other languages
English (en)
French (fr)
Inventor
高国卿
柏云海
罗心颖
陈锦奥
Original Assignee
深圳市华星光电半导体显示技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电半导体显示技术有限公司 filed Critical 深圳市华星光电半导体显示技术有限公司
Priority to US17/772,630 priority Critical patent/US11721274B1/en
Publication of WO2023173466A1 publication Critical patent/WO2023173466A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2074—Display of intermediate tones using sub-pixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]

Definitions

  • the present application relates to the field of display technology, and in particular to a display device and a display method thereof.
  • Embodiments of the present application provide a display device and a display method thereof to improve the problem of abnormal display caused by inserting an incorrect number of virtual rows.
  • Embodiments of the present application provide a display device, which includes a display panel, an image input module, a memory, and a display compensation device.
  • the image input module is used to provide a first image signal; the memory is used to store second panel data; the display compensation device includes a processing chip, and the processing chip is electrically connected to the display panel and the image input module and said memory.
  • the processing chip is used to receive the first image signal to obtain a first line number of a plurality of first virtual lines, and is used to receive the second panel data to obtain a plurality of second virtual lines of the display panel.
  • the processing chip is further configured to receive the first image signal to obtain a plurality of first virtual row data corresponding to the first virtual rows, and to obtain a plurality of first virtual row data corresponding to the first virtual row according to the The difference between the second row number and the first row number, insert or delete a plurality of first virtual rows whose row number is the difference in the first virtual row data of the first image signal. data to generate the third display signal.
  • the processing chip is configured to receive the second panel data to obtain a starting row acting on the display area of the display panel, and based on the starting row Obtain the second row number of the second virtual row.
  • the display compensation device further includes a readback module.
  • the readback module is used to read the second panel data in the memory and transmit the second panel data to the processing chip.
  • the display compensation device further includes a storage module, the storage module is used to store the first image signal output by the image input module, and transmit it to the processing chip. Transmitting the first image signal.
  • the display compensation device further includes an image acquisition module.
  • the image acquisition module receives the first image signal output by the image input module, and transmits the first image signal to the storage module.
  • the display compensation device further includes an image transmission module, which receives the third display signal output by the processing chip to output to the display panel.
  • the third display signal is the third display signal.
  • the image input module includes an electrically connected system-on-chip and a timing controller; wherein the display compensation device is electrically connected between the system-on-chip and the timing controller. between the timing controller, or the timing controller is electrically connected between the system-on-chip and the display compensation device.
  • the system-on-chip includes a central processing unit and a graphics processor, and the graphics processor is used to convert the output signal of the central processing unit into the first frame of multiple frames. image signal, and output multiple frames of the first image signal to the display compensation device and the memory.
  • the display device further includes a motherboard and a control board, the system-level chip is located on the motherboard, and the timing controller is located on the control board.
  • the memory includes flash memory.
  • the display device further includes a horizontal circuit board, and the memory is located on the horizontal circuit board.
  • the memory module includes a latch.
  • the image transmission module includes a data buffer.
  • An embodiment of the present application also provides a display method for a display device, including the following steps:
  • the first image signal is compensated according to the difference between the second number of rows and the first number of rows to generate a third display signal, so that the display panel displays according to the third display signal.
  • the step of receiving the first image signal to obtain the first row number of a plurality of first virtual rows further includes: receiving the first image signal to obtain the first number of first virtual rows. Obtain first virtual row data corresponding to a plurality of first virtual rows.
  • the step of compensating the first image signal to generate a third display signal based on the difference between the second row number and the first row number includes:
  • a plurality of first rows whose row number is the difference value are inserted or deleted in the first virtual row data of the first image signal.
  • the step further includes: comparing the second row number with the first virtual row data. Rows.
  • the step of inserting or deleting multiple lines of the first virtual row data in the data with a row number equal to the difference value to generate the third display signal also includes: judging the second row number and the first row number. is greater than zero.
  • the difference between the second row number and the first row number is greater than zero, and the number of rows inserted in the first virtual row data is the difference. value of the first virtual row data to generate the third display signal.
  • the difference between the second row number and the first row number is less than zero, and the number of deleted rows in the first virtual row data is the difference. value of the first virtual row data to generate the third display signal.
  • the display device includes a display panel, an image input module, a memory, and a display compensation device.
  • the image compensation device is used to analyze the first image signal input by the image input module and the second panel data stored in the memory, and calculate the number of first virtual lines included in the first image signal and the number of lines included in the second panel data.
  • the difference in the number of rows of the second virtual row is used to compensate the first image signal to obtain a third display signal, and the third display signal is transmitted to the display panel for display, which can improve the problem that occurs when the display panel is matched with image input modules of different manufacturers. Display unusual issues.
  • Figure 1 is a schematic structural diagram of a display device provided by an embodiment of the present application.
  • FIGS. 2A to 2B are schematic structural diagrams of a display compensation device provided by embodiments of the present application.
  • Figure 3 is a timing diagram of a third display signal provided by an embodiment of the present application.
  • 4A to 4B are flow charts of the display method of the display device provided by the embodiment of the present application.
  • FIG. 1 is a schematic structural diagram of a display device provided by an embodiment of the present application. This application provides a display device.
  • the display device includes a display panel 100, an image input module 200, a memory 300 and a display compensation device 400.
  • the display panel 100 includes a display area 100a and a non-display area 100b.
  • the display panel includes an array substrate and a plurality of pixels. A plurality of pixels are located on the array substrate and within the display area 100a. Each pixel includes a plurality of sub-pixels Pi.
  • the array substrate includes a plurality of pixel driving circuits, a plurality of scan lines and a plurality of data. Line DL, each of the pixel driving circuits is electrically connected to at least one of the sub-pixels, at least one of the data lines DL and at least one of the scanning lines.
  • a plurality of the pixel driving circuits transmit data according to the corresponding scanning lines.
  • the scanning signal and the corresponding data signal transmitted by the data line DL control multiple sub-pixels Pi to emit light, so as to realize the display function of the display panel in the display area 100a.
  • a plurality of the data lines DL are arranged along the first direction x and extend along the second direction y, and the plurality of data lines DL transmit a plurality of data signals; and the plurality of scan lines are arranged along the second direction.
  • y are arranged and extend along the first direction x, and the plurality of scan lines transmit a plurality of scan signals. The first direction x and the second direction y intersect.
  • the luminous colors of the plurality of sub-pixels Pi are not limited to red, blue, green, yellow, white, etc.
  • the structure of the pixel driving circuit is not limited to 2T1C, 5T2C, 7T1C and other forms; where T represents a transistor and C represents a capacitor.
  • the display panel includes a self-luminous display panel, and the display panel includes a light-emitting device forming the sub-pixel.
  • the light-emitting devices include organic light-emitting diodes, sub-millimeter light-emitting diodes, micro light-emitting diodes, etc.
  • the light-emitting layer of the light-emitting device includes quantum dot material.
  • the display panel includes a passive light-emitting display panel.
  • the display panel includes a color filter substrate, liquid crystal molecules, pixel electrodes, common electrodes, and alignment layers.
  • the liquid crystal molecules are located on the array substrate and the color filter. between substrates.
  • the sub-pixel includes the pixel electrode, the common electrode, and liquid crystal molecules located between the pixel electrode and the common electrode.
  • the pixel electrode is not limited to structural forms such as 4 domains and 8 domains.
  • the color filter unit may be located on the array substrate side or the color filter substrate side; optionally, the color filter unit may include fluorescent material, quantum dot material, etc.
  • the display panel further includes a polarizer, touch electrodes, sensing elements, etc.
  • the sensing element includes a camera, a fingerprint sensor, a distance sensor, etc.
  • the sensing element may be located in the display area 100a or the non-display area 100b.
  • the image input module 200 provides a first image signal.
  • the image input module 200 includes an electrically connected system-on-chip 201 and a timing controller 202 .
  • the system-on-chip 201 includes a central processing unit and a graphics processor.
  • the graphics processor is used to convert the output signal of the central processing unit into multiple frames of the first image signal, and convert the multiple frames into The first image signal is output to the display compensation device 400 and the memory 300, so that the first image signal is compensated by the display compensation device 400 and the memory 300 to obtain the display panel 100.
  • the third display signal is displayed.
  • the display compensation device 400 is electrically connected between the system-on-chip 201 and the timing controller 202; or the timing controller 202 is electrically connected between the system-on-chip 201 and the timing controller 202. between the display compensation devices 400, as shown in FIG. 1 .
  • the graphics processor converts the output signal of the central processor into a multi-frame signal. After receiving the first image signal, multiple frames of the first image signal are output to the timing controller 202. The timing controller 202 transmits the received multiple frames of the first image signal to the display compensation device respectively.
  • the device 400 and the memory 300 enable the driving module to generate a driving signal for driving the display panel 100 according to the third display signal obtained after compensation by the memory 300 and the display compensation device 400 .
  • the graphics processor converts the output signal of the central processor into multiple frames of the first After receiving the image signal, multiple frames of the first image signal are output to the display compensation device 400 and the timing controller 202 .
  • the timing controller 202 transmits the received multiple frames of the first image signal to the display compensation device 400 and the timing controller 202 .
  • the memory 300 enables the driving module to generate a driving signal for driving the display panel 100 according to the third display signal obtained after compensation by the memory 300 and the display compensation device 400 .
  • the driving module includes a source driving module and a gate driving module, the source driving module is electrically connected to a plurality of the data lines DL, and the gate driving module is electrically connected to a plurality of the scanning lines. connect.
  • the display device also includes a motherboard.
  • the image input module 200 is located on the motherboard, and the image input module can convert the P2P signal into a mini-LVDS (mini low voltage differential signal) signal for output.
  • mini-LVDS mini low voltage differential signal
  • the display device further includes a control panel.
  • the system-level chip 201 is located on the motherboard, and the timing controller 202 is located on the control board.
  • the system-level chip 201 and the timing controller 202 are connected through V-by-One or VBO protocol.
  • the timing controller 202 converts the received signal into mini-LVDS format and outputs it.
  • the image input module 200 includes optical adjustment functions such as white balance, overvoltage drive, and Demura (compensating for panel display unevenness).
  • the memory 300 is used to store second panel data.
  • the second panel data includes initialization parameters of the timing controller 202, display lookup tables of overvoltage driving technology, optical compensation data to compensate for panel display unevenness, Auto Pgamma and other optical data.
  • the second panel data stored in the memory 300 can be used to analyze the starting line acting on the display area 100a of the display panel 100 in each frame of image signal, and each line before the starting line dummy row.
  • the starting row corresponds to the first row displayed by the display panel 100
  • the virtual row refers to image data that does not participate in image display.
  • the memory 300 is a flash memory (XB-FLash).
  • the display device also includes a horizontally oriented circuit board.
  • the memory 300 is located on the horizontal circuit board.
  • the main board and the horizontal circuit board can be electrically connected through a flexible flat cable.
  • the image input module 200 and the memory 300 can be connected through a P2P protocol. communicate.
  • the display compensation device 400 is electrically connected to the display panel 100, the image input module 200 and the memory 300.
  • the display compensation device 400 is used to receive and analyze the first image signal and the second panel. data to determine the number of first virtual lines to be inserted in the first image signal, insert a corresponding number of first virtual lines in the first image signal, and obtain a compensated third display signal, so that the display panel 100 displays according to the third display signal.
  • the display compensation device 400 includes a processing chip 401.
  • the processing chip 401 is used to receive and analyze the first image signal and the second panel data, to obtain the first line number information of the first virtual line included in the first image signal according to the first image signal, and obtain the first line number information located before the starting line according to the second panel data second line number information of the second virtual line, and compensates the first image signal according to the difference between the first line number and the second line number to obtain the third display signal, so that the The display panel 100 displays according to the third display signal.
  • the first image signal may include multiple first virtual lines.
  • the processing chip 401 may also be configured to obtain the first virtual row data corresponding to a plurality of the first virtual rows according to the first image signal, so as to obtain the first virtual row data according to the second row number and the first row number.
  • the difference between the first virtual line data of the first image signal and a plurality of lines of first virtual line data whose number is the difference value are inserted or deleted to generate the third display signal. .
  • the number of rows inserted in the first image signal is the second row number and the first row number.
  • the difference between the first virtual row number and the first virtual row number is to insert the first virtual row data into the first virtual row data whose number is the difference between the second row number and the first row number to generate the first virtual row data.
  • the first virtual row data corresponding to the inserted first virtual row may be the data corresponding to one of the plurality of first virtual rows included in the first image signal.
  • the first virtual row data is the same.
  • the plurality of first virtual row data corresponding to the plurality of first virtual rows may all be the same.
  • the number of deleted lines in the first image signal is the difference between the second number of lines and the first number of lines. of the first virtual row, that is, deleting the first virtual row data whose number of rows is the difference between the second row number and the first row number in the first virtual row data to generate the third Display signal.
  • the display compensation device 400 also includes a readback module 402.
  • the readback module 402 is used to read the second panel data in the memory 300 and transmit the second panel data to the processing chip. 401.
  • the display compensation device 400 further includes a storage module 403, which is used to store the first image signal output by the image input module 200 and transmit the third image signal to the processing chip 401. an image signal.
  • the storage module 403 After the storage module 403 transmits a frame of the first image signal to the processing chip 401, the storage module 403 will temporarily store the next frame of the first image signal.
  • the storage module 403 is a latch.
  • the display compensation device 400 further includes an image transmission module 404.
  • the image transmission module 404 receives the third display signal output by the processing chip 401 to output the third display signal to the display panel 100. display signal, so that the display panel 100 displays according to the third display signal.
  • the image transmission module 404 is a data buffer.
  • the display compensation device 400 further includes an image acquisition module 405.
  • the image acquisition module 405 receives the first image signal output by the image input module 200, and transmits the first image signal to the storage module 403. An image signal, as shown in Figure 2A.
  • the display compensation device 400 can also be integrated into the source driving module.
  • the image input module 200 and the display compensation device 400 can be electrically connected through a connector 500.
  • the memory 300 is located on the horizontal circuit board.
  • the memory 300 and the display compensation device 400 are connected through a connector 500.
  • 500 and the flexible circuit board 600 are electrically connected.
  • Figure 3 is a timing diagram of a third display signal provided by an embodiment of the present application, where FL represents the starting line. Please continue to refer to FIGS. 2A to 2B and 3 .
  • the readback module 402 in the display compensation device 400 reads back the data in the memory 300 . the second panel data, and transmit the second panel data to the processing chip 401.
  • the processing chip 401 analyzes the second panel data to obtain a second row number n2 of a plurality of second virtual rows.
  • the processing chip 401 sends instructions to the storage module 403, receives the first image signal stored in the storage module 403, analyzes the first image signal, and obtains The first row number n1 of the plurality of first virtual rows is used to compensate the first image signal according to the difference between the first row number n1 and the second row number n2 to obtain a third image signal for the display panel to display. Display signal Data.
  • the processing chip 401 analyzes the second panel data and obtains a second row number n2 of a plurality of second virtual rows of 100 rows, and then the processing chip 401 receives the storage module 403
  • One frame of the first image signal is transmitted, and the first image signal is analyzed, and it is obtained that the first line number of the plurality of first virtual lines n1 in the first image signal is 90 lines, then the processing The chip 401 will add 10 lines of first virtual lines to the first image signal, that is, insert 10 lines of first virtual line data into 90 lines of first virtual line data, to obtain 100 lines of first virtual line data.
  • the third display signal Data of the row is used, so that the problem of abnormal display will not occur when the display panel 100 is used with the image input module 200 of different manufacturers.
  • FIGS. 4A to 4B are flow charts of a display method of a display device provided by an embodiment of the present application.
  • the present application also provides a display method of a display device.
  • the display device includes any one of the above display devices.
  • the display method Includes the following steps:
  • the first image signal is compensated according to the difference between the first row number and the second row number to generate a third display signal, so that the display panel displays according to the third display signal.
  • the step of receiving the first image signal to obtain the first line number of a plurality of first virtual lines further includes: receiving the first image signal to obtain a plurality of the first virtual lines.
  • the method further includes: comparing the second row number with the first row number.
  • the difference between the second row number and the first row number may be greater than zero or less than zero.
  • the first image signal is transmitted to the display panel 100 for display by the display panel.
  • the step of compensating the first image signal to generate a third display signal based on the difference between the first row number and the second row number includes: based on the second row number and the first row number.
  • the first virtual row data to generate the third display signal further includes: determining whether the difference between the second row number and the first row number is greater than zero.
  • the number of rows inserted in the first image signal is the difference between the second row number and the first row number. of the first virtual row, that is, inserting first virtual row data whose number of rows is the difference between the second row number and the first row number into the first virtual row data to generate the third Display signal.
  • the number of deleted lines in the first image signal is the difference between the second number of lines and the first number of lines.
  • the first virtual row that is, deleting the first virtual row data whose number of rows is the difference between the second row number and the first row number in the first virtual row data, to generate the third display signal .
  • the display device includes a movable display device (such as a laptop computer, a mobile phone, etc.), a fixed terminal (such as a desktop computer, a TV, etc.), a measuring device (such as a sports bracelet, a thermometer, etc.), and an augmented reality display. devices, virtual reality display devices, etc.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种显示装置及其显示方法，利用图像补偿装置（400）对第一图像信号和第二面板数据进行分析，计算出第一图像信号中包括的第一虚拟行与第二面板数据中包含的第二虚拟行的行数差异，进而对第一图像信号进行补偿得到供显示面板显示的第三显示信号，可改善显示面板搭配不同厂家的图像输入模块时出现的显示异常问题。

Description

显示装置及其显示方法 技术领域
本申请涉及显示技术领域，特别涉及一种显示装置及其显示方法。
 背景技术
显示装置在选用不同厂家的显示屏与图像输入模块进行搭配时，需在首行数据之前插入不同行数的虚拟行，以确保显示装置可以正常显示。但不同厂家的设计存在差异，需插入的虚拟行也存在差异，在搭配时若插入的虚拟行的行数不对，极易造成显示异常的问题。
 技术问题
本申请实施例提供一种显示装置及其显示方法，以改善因插入虚拟行的行数不对引起的显示异常的问题。
 技术解决方案
本申请的实施例提供一种显示装置，所述显示装置包括显示面板、图像输入模块、存储器及显示补偿装置。
所述图像输入模块用于提供第一图像信号；所述存储器用于存储第二面板数据；所述显示补偿装置包括处理芯片，所述处理芯片电性连接所述显示面板、所述图像输入模块以及所述存储器。其中，所述处理芯片用于接收所述第一图像信号以获取多个第一虚拟行的第一行数，用于接收所述第二面板数据以获取所述显示面板的多个第二虚拟行的第二行数，并用于根据所述第二行数和所述第一行数的差异补偿所述第一图像信号，以生成第三显示信号，所述第三显示信号用于供所述显示面板接收以进行显示。
可选地，在本申请的一些实施例中，所述处理芯片还用于接收所述第一图像信号以获取多个所述第一虚拟行对应的第一虚拟行数据，并用于根据所述第二行数和所述第一行数的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据，以生成所述第三显示信号。
可选地，在本申请的一些实施例中，所述处理芯片用于接收所述第二面板数据以获取作用于所述显示面板的显示区的起始行，并根据所述起始行以获取所述第二虚拟行的所述第二行数。
可选地，在本申请的一些实施例中，所述显示补偿装置还包括回读模块。所述回读模块用于读取所述存储器中的所述第二面板数据，并将所述第二面板数据传输至所述处理芯片。
可选地，在本申请的一些实施例中，所述显示补偿装置还包括存储模块，所述存储模块用于存储所述图像输入模块输出的所述第一图像信号，并向所述处理芯片传输所述第一图像信号。
可选地，在本申请的一些实施例中，所述显示补偿装置还包括图像获取模块。所述图像获取模块接收所述图像输入模块输出的所述第一图像信号，并向所述存储模块传输所述第一图像信号。
可选地，在本申请的一些实施例中，所述显示补偿装置还包括图像传输模块，所述图像传输模块接收所述处理芯片输出的所述第三显示信号，以向所述显示面板输出所述第三显示信号。
可选地，在本申请的一些实施例中，所述图像输入模块包括电性连接的系统级芯片和时序控制器；其中，所述显示补偿装置电性连接于所述系统级芯片与所述时序控制器之间，或所述时序控制器电性连接于所述系统级芯片与所述显示补偿装置之间。
可选地，在本申请的一些实施例中，所述系统级芯片包括中央处理器和图形处理器，所述图形处理器用于将所述中央处理器的输出信号转换为多帧所述第一图像信号，并将多帧所述第一图像信号输出至所述显示补偿装置及所述存储器。
可选地，在本申请的一些实施例中，所述显示装置还包括主板和控制板，所述系统级芯片位于所述主板上，所述时序控制器位于所述控制板上。
可选地，在本申请的一些实施例中，所述存储器包括闪存。
可选地，在本申请的一些实施例中，所述显示装置还包括水平方向电路板，所述存储器位于所述水平方向电路板上。
可选地，在本申请的一些实施例中，所述存储模块包括锁存器。
可选地，在本申请的一些实施例中，所述图像传输模块包括数据缓冲器。
本申请的实施例还提供一种显示装置的显示方法，包括以下步骤：
接收第一图像信号以获取多个第一虚拟行的第一行数；
接收第二面板数据以获取显示面板的多个第二虚拟行的第二行数；
根据所述第二行数和所述第一行数的差异补偿所述第一图像信号以产生第三显示信号，使显示面板根据所述第三显示信号进行显示。
在本申请的一些实施例中，所述的接收所述第一图像信号以获取多个所述第一虚拟行的所述第一行数的步骤，还包括：接收所述第一图像信号以获取多个所述第一虚拟行对应的第一虚拟行数据。
所述的根据所述第二行数和所述第一行数的差异补偿所述第一图像信号以产生第三显示信号的步骤，包括：
根据所述第二行数和所述第一行数的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据，以生成所述第三显示信号。
可选地，在本申请的一些实施例中，在所述的根据所述第二行数和所述第一行数的所述差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据以生成所述第三显示信号的步骤之前，还包括：比较所述第二行数与所述第一行数。
可选地，在本申请的一些实施例中，所述的根据所述第二行数和所述第一行数的所述差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据以生成所述第三显示信号的步骤，还包括：判断所述第二行数和所述第一行数的所述差值是否大于零。
可选地，在本申请的一些实施例中，所述第二行数和所述第一行数的所述差值大于零，在所述第一虚拟行数据中插入行数为所述差值的所述第一虚拟行数据，以生成所述第三显示信号。
可选地，在本申请的一些实施例中，所述第二行数和所述第一行数的所述差值小于零，在所述第一虚拟行数据中删除行数为所述差值的所述第一虚拟行数据，以生成所述第三显示信号。
 有益效果
相较于现有技术，本申请的实施例提供一种显示装置及其显示方法，显示装置包括显示面板、图像输入模块、存储器及显示补偿装置。利用图像补偿装置对图像输入模块输入的第一图像信号和存储器中存储的第二面板数据进行分析，计算出第一图像信号中包括的第一虚拟行的行数与第二面板数据中包含的第二虚拟行的行数差异，进而对第一图像信号进行补偿得到第三显示信号，并将第三显示信号传送至显示面板进行显示，可改善显示面板搭配不同厂家的图像输入模块时出现的显示异常问题。
 附图说明
图1是本申请实施例提供的显示装置的结构示意图；
图2A~图2B是本申请实施例提供的显示补偿装置的结构示意图；
图3是本申请实施例提供的第三显示信号的时序图；
图4A~图4B是本申请实施例提供的显示装置的显示方法的流程图。
 本发明的实施方式
为使本申请的目的、技术方案及效果更加清楚、明确，以下参照附图并举实施例对本申请进一步详细说明。应当理解，此处所描述的具体实施例仅用以解释本申请，并不用于限定本申请。
具体地，如图1是本申请实施例提供的显示装置的结构示意图。本申请提供一种显示装置。
所述显示装置包括显示面板100、图像输入模块200、存储器300及显示补偿装置400。
所述显示面板100包括显示区100a和非显示区100b。所述显示面板包括阵列基板和多个像素。多个所述像素位于所述阵列基板上且位于所述显示区100a内，每一所述像素包括多个子像素Pi，所述阵列基板包括多个像素驱动电路、多条扫描线及多条数据线DL，每一所述像素驱动电路电性连接至少一所述子像素、至少一所述数据线DL及至少一所述扫描线，多个所述像素驱动电路根据对应的所述扫描线传输的扫描信号和对应的所述数据线DL传输的数据信号控制多个所述子像素Pi发光，以在所述显示区100a内实现所述显示面板的显示功能。
可选地，多条所述数据线DL沿第一方向x排列且沿第二方向y延伸，多条所述数据线DL传输多个数据信号；多条所述扫描线沿所述第二方向y排列且沿所述第一方向x延伸，多条所述扫描线传输多个扫描信号。所述第一方向x和所述第二方向y相交。
可选地，多个所述子像素Pi的发光颜色不限于红色、蓝色、绿色、黄色、白色等。所述像素驱动电路的结构不限于2T1C、5T2C、7T1C等形式；其中，T表示晶体管，C表示电容。
可选地，所述显示面板包括自发光显示面板，所述显示面板包括形成所述子像素的发光器件。所述发光器件包括有机发光二极管、次毫米发光二极管、微型发光二极管等。可选地，所述发光器件的发光层包括量子点材料。
可选地，所述显示面板包括被动发光显示面板，所述显示面板包括彩膜基板、液晶分子、像素电极、公共电极及配向层等，所述液晶分子位于所述阵列基板和所述彩膜基板之间。所述子像素包括所述像素电极、所述公共电极及位于所述像素电极和所述公共电极之间的液晶分子。可选地，所述像素电极不限于4畴、8畴等结构形式。可选地，彩膜单元可位于所述阵列基板侧，也可位于所述彩膜基板侧；可选地，所述彩膜单元包括荧光材料、量子点材料等。
可选地，所述显示面板还包括偏光片、触控电极、感测元件等。可选地，所述感测元件包括摄像头、指纹传感器、距离传感器等。可选地，所述感测元件可位于所述显示区100a内，也可位于所述非显示区100b内。
所述图像输入模块200提供第一图像信号。可选地，所述图像输入模块200包括电性连接的系统级芯片201和时序控制器202。可选地，所述系统级芯片201包括中央处理器和图形处理器，所述图形处理器用于将所述中央处理器的输出信号转换为多帧所述第一图像信号，并将多帧所述第一图像信号输出至所述显示补偿装置400及所述存储器300中，以通过所述显示补偿装置400及所述存储器300对所述第一图像信号进行补偿，得到供所述显示面板100进行显示的第三显示信号。
可选地，所述显示补偿装置400电性连接于所述系统级芯片201与所述时序控制器202之间；或所述时序控制器202电性连接于所述系统级芯片201与所述显示补偿装置400之间，如图1所示。
具体的，在所述时序控制器202电性连接于所述系统级芯片201与所述显示补偿装置400之间时，所述图形处理器将所述中央处理器的输出信号转换为多帧所述第一图像信号后，将多帧所述第一图像信号输出至所述时序控制器202，所述时序控制器202将接收到的多帧所述第一图像信号分别传输至所述显示补偿装置400和所述存储器300，使驱动模块根据所述存储器300和所述显示补偿装置400补偿后得到的所述第三显示信号产生驱动所述显示面板100显示的驱动信号。在所述显示补偿装置400电性连接于所述系统级芯片201与所述时序控制器202之间时，所述图形处理器将所述中央处理器的输出信号转换为多帧所述第一图像信号后，将多帧所述第一图像信号输出至所述显示补偿装置400及所述时序控制器202，所述时序控制器202将接收到的多帧所述第一图像信号传输至所述存储器300，使驱动模块根据所述存储器300和所述显示补偿装置400补偿后得到的所述第三显示信号产生驱动所述显示面板100显示的驱动信号。其中，所述驱动模块包括源极驱动模块和栅极驱动模块，所述源极驱动模块与多条所述数据线DL电性连接，所述栅极驱动模块与多条所述扫描线电性连接。
所述显示装置还包括主板。其中，所述图像输入模块200位于所述主板上，所述图像输入模块可将P2P信号转换为mini-LVDS (mini低电压差动信号)信号输出。
可选地，所述显示装置还包括控制板。其中，所述系统级芯片201位于所述主板上，所述时序控制器202位于所述控制板上，所述系统级芯片201与所述时序控制器202通过V-by-One或VBO协议进行通信，所述时序控制器202将接收到的信号转为mini-LVDS格式输出。
可选地，所述图像输入模块200包括白平衡、过压驱动、Demura(补偿面板显示不均)等光学调整功能。
所述存储器300用于存储第二面板数据。可选地，所述第二面板数据包括所述时序控制器202的初始化参数、过压驱动技术的显示查找表、补偿面板显示不均的光学补偿数据、Auto Pgamma等光学数据。所述存储器300存储的所述第二面板数据可用于分析出每帧图像信号中作用于所述显示面板100的所述显示区100a的起始行，而在所述起始行之前的各行为虚拟行。其中，所述起始行对应所述显示面板100显示的第一行，所述虚拟行指不参与图像显示的图像数据。
可选地，所述存储器300为闪存（XB-FLash）。
所述显示装置还包括水平方向电路板。其中，所述存储器300位于所述水平方向电路板上，所述主板与所述水平方向电路板可通过柔性扁平电缆实现电性连接，所述图像输入模块200与所述存储器300可通过P2P协议进行通信。
所述显示补偿装置400电性连接所述显示面板100、所述图像输入模块200及所述存储器300，所述显示补偿装置400用于接收并分析所述第一图像信号及所述第二面板数据，以确定所述第一图像信号中需插入的第一虚拟行的行数后，在所述第一图像信号中插入相应行数的所述第一虚拟行，得到补偿后的第三显示信号，以使所述显示面板100根据所述第三显示信号进行显示。
如图2A~图2B是本申请实施例提供的显示补偿装置的结构示意图，所述显示补偿装置400包括处理芯片401，所述处理芯片401用于接收并分析所述第一图像信号和所述第二面板数据，以根据所述第一图像信号获取所述第一图像信号中包括的第一虚拟行的第一行数信息，根据所述第二面板数据获取位于所述起始行之前的所述第二虚拟行的第二行数信息，并根据所述第一行数和所述第二行数的差异补偿所述第一图像信号，得到所述第三显示信号，以使所述显示面板100根据所述第三显示信号进行显示。
可以理解的，所述第一图像信号中可包括多个所述第一虚拟行。
所述处理芯片401还可用于根据所述第一图像信号获取多个所述第一虚拟行对应的所述第一虚拟行数据，以根据所述第二行数和所述第一行数之间的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据，以生成所述第三显示信号。
具体的，若所述第二行数与所述第一行数之间的差值大于零，则在所述第一图像信号中插入行数为所述第二行数与所述第一行数之差的第一虚拟行，即在所述第一虚拟行数据中插入行数为所述第二行数与所述第一行数之差的第一虚拟行数据，以生成所述第三显示信号。其中，插入的所述第一虚拟行对应的所述第一虚拟行数据可与所述第一图像信号中包括的多个所述第一虚拟行中的一所述第一虚拟行对应的所述第一虚拟行数据相同。可选地，多个所述第一虚拟行对应的多个第一虚拟行数据可均相同。
若所述第二行数与所述第一行数之间的差值小于零，则在所述第一图像信号中删除行数为所述第二行数与所述第一行数之差的所述第一虚拟行，即在所述第一虚拟行数据中删除行数为所述第二行数与所述第一行数之差的第一虚拟行数据，以生成所述第三显示信号。
所述显示补偿装置400还包括回读模块402，所述回读模块402用于读取所述存储器300中的所述第二面板数据，并将所述第二面板数据传输至所述处理芯片401。
可选地，所述显示补偿装置400还包括存储模块403，所述存储模块403用于存储所述图像输入模块200输出的所述第一图像信号，并向所述处理芯片401传输所述第一图像信号。可选地，在所述存储模块403向所述处理芯片401传输一帧第一图像信号后，所述存储模块403中会暂存下一帧第一图像信号。可选地，所述存储模块403为锁存器。
可选地，所述显示补偿装置400还包括图像传输模块404，所述图像传输模块404接收所述处理芯片401输出的所述第三显示信号，以向所述显示面板100输出所述第三显示信号，以使所述显示面板100根据所述第三显示信号进行显示。可选地，所述图像传输模块404为数据缓冲器。
可选地，所述显示补偿装置400还包括图像获取模块405，所述图像获取模块405接收所述图像输入模块200输出的所述第一图像信号，并向所述存储模块403传输所述第一图像信号，如图2A所示。
可选地，所述显示补偿装置400还可集成于源极驱动模块中。所述图像输入模块200与所述显示补偿装置400可通过连接器500实现电性连接，所述存储器300位于所述水平方向电路板上，所述存储器300和所述显示补偿装置400通过连接器500和柔性电路板600实现电性连接。
如图3是本申请实施例提供的第三显示信号的时序图，其中FL表示起始行。请继续参阅图2A~图2B及图3，在所述显示装置更换所述显示面板100并上电时，所述显示补偿装置400中的所述回读模块402回读所述存储器300中的所述第二面板数据，并将所述第二面板数据传输至所述处理芯片401。所述处理芯片401对所述第二面板数据进行分析，得到多个所述第二虚拟行的第二行数n2。所述处理芯片401对所述存储模块403发送指令，接收存储在所述存储模块403中的所述第一图像信号，并对所述第一图像信号进行分析，得到所述第一图像信号中多个第一虚拟行的第一行数n1，根据所述第一行数n1和所述第二行数n2的差异补偿所述第一图像信号，得到供所述显示面板进行显示的第三显示信号Data。具体地，假设所述处理芯片401对所述第二面板数据进行分析，得到多个所述第二虚拟行的第二行数n2为100行，随后所述处理芯片401接收所述存储模块403传输的一帧所述第一图像信号，并对所述第一图像信号进行分析，得到所述第一图像信号中多个第一虚拟行n1的第一行数为90行，则所述处理芯片401就会在所述第一图像信号中加入10行所述第一虚拟行，即在90行第一虚拟行数据中插入10行第一虚拟行数据，得到包括100行所述第一虚拟行的第三显示信号Data，从而使得所述显示面板100搭配不同厂家的图像输入模块200时不出现显示异常的问题。
如图4A~图4B是本申请实施例提供的显示装置的显示方法的流程图，本申请还提供一种显示装置的显示方法，所述显示装置包括任一上述的显示装置，所述显示方法包括以下步骤：
接收第一图像信号以获取多个第一虚拟行的第一行数；
接收第二面板数据以获取显示面板的多个第二虚拟行的第二行数；
根据所述第一行数和所述第二行数的差异补偿所述第一图像信号以产生第三显示信号，使显示面板根据所述第三显示信号进行显示。
可选地，所述的接收所述第一图像信号以获取多个所述第一虚拟行的所述第一行数的步骤，还包括：接收所述第一图像信号以获取多个所述第一虚拟行对应的第一虚拟行数据。
所述的根据所述第二行数和所述第一行数的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据以生成所述第三显示信号的步骤之前，还包括：比较所述第二行数与所述第一行数。
若所述第二行数与所述第一行数不相等，则计算所述第二行数与所述第一行数之差。其中，所述第二行数与所述第一行数之差可大于零或小于零。
若所述第二行数与所述第一行数相等，则所述第一图像信号被传输至所述显示面板100，以供所述显示面板进行显示。
所述的根据所述第一行数和所述第二行数的差异补偿所述第一图像信号以产生第三显示信号的步骤，包括：根据所述第二行数和所述第一行数的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据，以生成所述第三显示信号。
所述的根据所述第二行数和所述第一行数的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据，以生成所述第三显示信号的步骤，还包括：判断所述第二行数和所述第一行数的差值是否大于零。
若所述第二行数与所述第一行数之间的差值大于零，则在所述第一图像信号中插入行数为所述第二行数与所述第一行数之差的所述第一虚拟行，即在所述第一虚拟行数据中插入行数为所述第二行数与所述第一行数之差的第一虚拟行数据，以生成所述第三显示信号。
若所述第二行数与所述第一行数之间的差值小于零，则在所述第一图像信号中删除行数为所述第二行数与所述第一行数之差的第一虚拟行，即在所述第一虚拟行数据中删除行数为所述第二行数与所述第一行数之差的第一虚拟行数据，以生成所述第三显示信号。
可以理解地，所述显示装置包括可移动显示装置（如笔记本电脑、手机等）、固定终端（如台式电脑、电视等）、测量装置（如运动手环、测温仪等）、增强现实显示装置、虚拟现实显示装置等。
本文中应用了具体个例对本申请的原理及实施方式进行了阐述，以上实施例的说明只是用于帮助理解本申请的方法及其核心思想；同时，对于本领域的技术人员，依据本申请的思想，在具体实施方式及应用范围上均会有改变之处，综上所述，本说明书内容不应理解为对本申请的限制。

Claims (20)

  1. 一种显示装置，其中，包括：
    显示面板；
    图像输入模块，用于提供第一图像信号；
    存储器，用于存储第二面板数据；以及，
    显示补偿装置，包括处理芯片，所述处理芯片电性连接所述显示面板、所述图像输入模块以及所述存储器；
    其中，所述处理芯片用于接收所述第一图像信号以获取多个第一虚拟行的第一行数，用于接收所述第二面板数据以获取所述显示面板的多个第二虚拟行的第二行数，并用于根据所述第二行数和所述第一行数的差异补偿所述第一图像信号，以生成第三显示信号，所述第三显示信号用于供所述显示面板接收以进行显示。
  2. 根据权利要求1所述的显示装置，其中，所述处理芯片还用于接收所述第一图像信号以获取多个所述第一虚拟行对应的第一虚拟行数据，并用于根据所述第二行数和所述第一行数的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据，以生成所述第三显示信号。
  3. 根据权利要求1所述的显示装置，其中，所述处理芯片用于接收所述第二面板数据以获取作用于所述显示面板的显示区的起始行，并根据所述起始行以获取所述第二虚拟行的所述第二行数。
  4. 根据权利要求1所述的显示装置，其中，所述显示补偿装置还包括：
    回读模块，用于读取所述存储器中的所述第二面板数据，并将所述第二面板数据传输至所述处理芯片。
  5. 根据权利要求1所述的显示装置，其中，所述显示补偿装置还包括：
    存储模块，用于存储所述图像输入模块输出的所述第一图像信号，并向所述处理芯片传输所述第一图像信号。
  6. 根据权利要求5所述的显示装置，其中，所述显示补偿装置还包括：
    图像获取模块，接收所述图像输入模块输出的所述第一图像信号，并向所述存储模块传输所述第一图像信号。
  7. 根据权利要求1所述的显示装置，其中，所述显示补偿装置还包括：
    图像传输模块，接收所述处理芯片输出的所述第三显示信号，以向所述显示面板输出所述第三显示信号。
  8. 根据权利要求1所述的显示装置，其中，所述图像输入模块包括电性连接的系统级芯片和时序控制器；其中，所述显示补偿装置电性连接于所述系统级芯片与所述时序控制器之间，或所述时序控制器电性连接于所述系统级芯片与所述显示补偿装置之间。
  9. 根据权利要求8所述的显示装置，其中，所述系统级芯片包括中央处理器和图形处理器，所述图形处理器用于将所述中央处理器的输出信号转换为多帧所述第一图像信号，并将多帧所述第一图像信号输出至所述显示补偿装置及所述存储器。
  10. 根据权利要求8所述的显示装置，其中，还包括主板和控制板，所述系统级芯片位于所述主板上，所述时序控制器位于所述控制板上。
  11. 根据权利要求1所述的显示装置，其中，所述存储器包括闪存。
  12. 根据权利要求1所述的显示装置，其中，还包括水平方向电路板，所述存储器位于所述水平方向电路板上。
  13. 根据权利要求5所述的显示装置，其中，所述存储模块包括锁存器。
  14. 根据权利要求7所述的显示装置，其中，所述图像传输模块包括数据缓冲器。
  15. 一种显示装置的显示方法，其中，包括以下步骤：
    接收第一图像信号以获取多个第一虚拟行的第一行数；
    接收第二面板数据以获取显示面板的多个第二虚拟行的第二行数；
    根据所述第二行数和所述第一行数的差异补偿所述第一图像信号以产生第三显示信号，使显示面板根据所述第三显示信号进行显示。
  16. 根据权利要求15所述的显示方法，其中，所述的接收所述第一图像信号以获取多个所述第一虚拟行的所述第一行数的步骤，还包括：
    接收所述第一图像信号以获取多个所述第一虚拟行对应的第一虚拟行数据；
    所述的根据所述第二行数和所述第一行数的差异补偿所述第一图像信号以产生第三显示信号的步骤，包括：
    根据所述第二行数和所述第一行数的差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据，以生成所述第三显示信号。
  17. 根据权利要求16所述的显示方法，其中，在所述的根据所述第二行数和所述第一行数的所述差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据以生成所述第三显示信号的步骤之前，还包括：比较所述第二行数与所述第一行数。
  18. 根据权利要求16所述的显示方法，其中，所述的根据所述第二行数和所述第一行数的所述差值，在所述第一图像信号的所述第一虚拟行数据中插入或删除行数为所述差值的多行所述第一虚拟行数据以生成所述第三显示信号的步骤，还包括：判断所述第二行数和所述第一行数的所述差值是否大于零。
  19. 根据权利要求18所述的显示方法，其中，所述第二行数和所述第一行数的所述差值大于零，在所述第一虚拟行数据中插入行数为所述差值的所述第一虚拟行数据，以生成所述第三显示信号。
  20. 根据权利要求18所述的显示方法，其中，所述第二行数和所述第一行数的所述差值小于零，在所述第一虚拟行数据中删除行数为所述差值的所述第一虚拟行数据，以生成所述第三显示信号。
PCT/CN2022/083240 2022-03-18 2022-03-28 显示装置及其显示方法 WO2023173466A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/772,630 US11721274B1 (en) 2022-03-18 2022-03-28 Display device with display comensation unit and display method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202210271129.0 2022-03-18
CN202210271129.0A CN114677945A (zh) 2022-03-18 2022-03-18 显示装置及其显示方法

Publications (1)

Publication Number Publication Date
WO2023173466A1 true WO2023173466A1 (zh) 2023-09-21

Family

ID=82073270

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/083240 WO2023173466A1 (zh) 2022-03-18 2022-03-28 显示装置及其显示方法

Country Status (2)

Country Link
CN (1) CN114677945A (zh)
WO (1) WO2023173466A1 (zh)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010050678A1 (en) * 2000-03-31 2001-12-13 Keishi Nishikubo Line electrode driving apparatus and image display apparatus having same
JP2003195833A (ja) * 2001-12-27 2003-07-09 Optrex Corp 液晶表示装置の駆動方法および駆動回路
CN101339733A (zh) * 2007-07-03 2009-01-07 恩益禧电子股份有限公司 显示装置
TW201604854A (zh) * 2014-06-02 2016-02-01 三星顯示器有限公司 具有顯示面板之顯示設備
JP2017204837A (ja) * 2016-05-13 2017-11-16 株式会社リコー 画像送信装置、画像受信装置、及び画像転送システム
CN108492766A (zh) * 2018-01-19 2018-09-04 昆山国显光电有限公司 补偿电压计算方法及装置、补偿方法及系统、驱动芯片
US20210375207A1 (en) * 2019-07-15 2021-12-02 Boe Technology Group Co., Ltd. Display panel, display module, and display device and control method therefor
CN113760217A (zh) * 2021-09-07 2021-12-07 深圳创维－Rgb电子有限公司 显示面板显示方法、显示装置、显示面板及存储介质

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010050678A1 (en) * 2000-03-31 2001-12-13 Keishi Nishikubo Line electrode driving apparatus and image display apparatus having same
JP2003195833A (ja) * 2001-12-27 2003-07-09 Optrex Corp 液晶表示装置の駆動方法および駆動回路
CN101339733A (zh) * 2007-07-03 2009-01-07 恩益禧电子股份有限公司 显示装置
TW201604854A (zh) * 2014-06-02 2016-02-01 三星顯示器有限公司 具有顯示面板之顯示設備
JP2017204837A (ja) * 2016-05-13 2017-11-16 株式会社リコー 画像送信装置、画像受信装置、及び画像転送システム
CN108492766A (zh) * 2018-01-19 2018-09-04 昆山国显光电有限公司 补偿电压计算方法及装置、补偿方法及系统、驱动芯片
US20210375207A1 (en) * 2019-07-15 2021-12-02 Boe Technology Group Co., Ltd. Display panel, display module, and display device and control method therefor
CN113760217A (zh) * 2021-09-07 2021-12-07 深圳创维－Rgb电子有限公司 显示面板显示方法、显示装置、显示面板及存储介质

Also Published As

Publication number Publication date
CN114677945A (zh) 2022-06-28

Similar Documents

Publication Publication Date Title
WO2020224379A1 (zh) 显示基板及其驱动方法、显示装置
US11004399B2 (en) Display apparatus and driving method thereof
WO2013159504A1 (zh) 液晶显示装置的母板和液晶显示装置检测方法
US8860711B2 (en) Timing controller and liquid crystal display using the same
US9123599B2 (en) Display device and method of manufacturing the same
JP2003208137A (ja) 液晶表示装置の駆動方法
KR20230055197A (ko) 디스플레이 장치 및 디스플레이 구동 방법
WO2023173466A1 (zh) 显示装置及其显示方法
US11721274B1 (en) Display device with display comensation unit and display method thereof
US20200211434A1 (en) Array substrate, display panel, display device, operating method, and manufacturing method
KR20210033588A (ko) 표시장치
TWI794955B (zh) 顯示裝置
TWI709122B (zh) 時序控制器及包含該時序控制器的顯示裝置
WO2023193294A1 (zh) 液晶显示面板及显示装置
WO2021227003A1 (zh) 触控驱动方法、触控显示装置及电子设备
KR100989226B1 (ko) 시분할 컬러 액정표시장치
KR101773194B1 (ko) 표시장치
WO2023044828A9 (zh) 显示模组和显示装置
US20240221681A1 (en) Display apparatus and driving method thereof
WO2023201554A9 (zh) 显示面板及显示装置
KR20190074543A (ko) 체결 불량 확인 장치 및 이를 포함하는 표시장치
WO2023240522A1 (zh) 显示面板组件及其驱动方法、显示装置
US20230326390A1 (en) Electrical apparatus and driver apparatus
US20240221687A1 (en) Display device and driving method of the same
CN118280266A (zh) 显示装置及其驱动方法

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22931495

Country of ref document: EP

Kind code of ref document: A1