WO2023060496A1

WO2023060496A1 - Chip and manufacturing method therefor, and electronic device

Info

Publication number: WO2023060496A1
Application number: PCT/CN2021/123690
Authority: WO
Inventors: 张童龙; 郑见涛; 陶军磊
Original assignee: 华为技术有限公司
Priority date: 2021-10-14
Filing date: 2021-10-14
Publication date: 2023-04-20
Also published as: CN117529807A

Abstract

The present application relates to the technical field of chips, and provides a chip and a manufacturing method therefor, and an electronic device. The present application can improve the mechanical strength and wiring capability of the chip. The chip comprises a rewiring layer, a wafer, a plastic packaging material, and a first through hole. The wafer is disposed on the rewiring layer. The plastic packaging material wraps side surfaces of the wafer and the bottom of the rewiring layer. The first through hole passes through the wafer, the rewiring layer and the plastic packaging material at the bottom of the rewiring layer, and the inner wall of the first through hole is covered with an insulating material.

Description

Chip and manufacturing method thereof, electronic device

technical field

The present application relates to the field of chip technology, in particular to a chip, a manufacturing method thereof, and electronic equipment.

Background technique

In order to improve computing power, related technologies provide a large-size chip. As shown in Figure 1, in the case of a large-size chip, a heat sink is provided on the upper surface of the chip (also called a chip) to help the chip dissipate heat. ; A connector (such as a slot, i.e. socket) is provided on the lower surface of the chip to form an electrical path, so as to realize the electrical connection between the chip and the PCB (printed circuit board, printed circuit board). Among them, the cooling plate, chip, connector, and PCB can be mechanically connected by bolts. The use of this mechanical connection method will generate a certain pressure on the chip. Since the wafer in the chip is prone to cracks and damage, it will cause problems such as high risk of chip installation and low reliability.

Contents of the invention

Embodiments of the present application provide a chip, a manufacturing method thereof, and an electronic device, which can improve the mechanical strength and wiring capability of the chip.

The present application provides a chip, which includes a rewiring layer, a chip, a plastic packaging material, and a first through hole. Wherein, the chip is arranged on the rewiring layer; the plastic encapsulation material wraps the side of the chip and the bottom of the rewiring layer; the first through hole penetrates the chip, the rewiring layer, and the plastic encapsulation material at the bottom of the rewiring layer, and the inner wall of the first through hole covers Insulation Materials.

It should be understood here that the interior of the first through hole is insulated from the wafer and the signal lines in the redistribution layer, so as to avoid problems such as short circuit of the chip passing through the first through hole.

For the chip provided in the embodiment of the present application, on the one hand, by providing a rewiring layer in the chip, the chip can be electrically connected to the PCB through the rewiring layer, thereby reducing the wiring density inside the chip, reducing interconnection resistance and delay, etc. , thereby improving the interconnection capability of the chip. On the other hand, by wrapping the side of the chip and the bottom of the rewiring layer with plastic packaging materials, the overall mechanical strength of the chip is improved, thereby reducing the risk of damage due to pressure when the chip is assembled with the heat sink and PCB. probability.

In some possible implementation manners, the inner wall of the first through hole is covered with a waterproof layer, and the insulating material is covered on the waterproof layer.

In some possible implementation manners, the waterproof layer includes a silicon nitride layer.

In some possible implementation manners, the waterproof layer further includes at least one metal layer, and the at least one metal layer covers the silicon nitride layer.

In some possible implementation manners, the insulating material forms a hollow insulating layer in the first through hole. In this case, connecting devices (such as bolts) can be used to assemble and connect the chip with the heat sink and PCB through the hollow position in the first through hole, which can reduce the pressure on the chip during assembly to a greater extent, and further Reduce the chance of chip damage.

In some possible implementation manners, the first through hole is filled with an insulating material. In this case, the connecting device can be used to directly extend into the insulating material to assemble and connect the chip with the heat sink and PCB.

In some possible implementations, the wafer is a complete wafer, that is, the chip is a wafer-level chip. Based on the large size of the chip, a large number of transistors and computing cores can be integrated, so that it has ultra-high computing power, ultra-high advantages such as memory.

In some possible implementation manners, the rewiring layer is connected to the chip through a non-conductive adhesive layer. In this case, a non-conductive adhesive layer can be formed on the lower surface of the wafer first, and then the rewiring layer prepared on other carrier sheets can be transferred to the chip through the bonding effect of the non-conductive adhesive layer.

In some possible implementation manners, the rewiring layer is disposed on the surface of the wafer. In this case, the rewiring layer can be formed directly on the lower surface of the wafer.

The embodiment of the present application also provides an electronic device, including a bolt, a heat dissipation plate, a chip, and a printed circuit board. The chip is arranged on the printed circuit board, and the heat dissipation plate is arranged on the top of the chip. The chip includes a rewiring layer, a chip and a plastic packaging material, the chip is arranged on the rewiring layer, the plastic packaging material wraps the side of the chip and the bottom of the rewiring layer; the chip also includes a first through hole, the first through hole penetrates the wafer, and the rewiring layer , and the plastic sealing material at the bottom of the rewiring layer; one end of the bolt is fixed on the heat sink, the other end of the bolt passes through the first through hole and is fixed on the printed circuit board, and the space between the bolt and the inner wall of the first through hole is filled with Insulation Materials.

The embodiment of the present application also provides a method for manufacturing a chip, including: setting a chip, and opening a first through hole through the chip; using a plastic sealing material to plastic seal the side of the chip, and filling the plastic sealing material into the first through hole; A rewiring layer is arranged on the bottom surface of the chip; and the bottom of the rewiring layer is plastic-sealed with a plastic sealing material.

In some possible implementations, the chip manufacturing method further includes: opening a second through hole in the molding material filled in the first through hole, and the second through hole penetrates the wafer, the rewiring layer, and the bottom of the rewiring layer plastic packaging material.

In some possible implementation manners, arranging the rewiring layer on the bottom surface of the wafer includes: making a rewiring layer on the bottom surface of the wafer.

In some possible implementations, arranging the rewiring layer on the bottom surface of the wafer includes: making a rewiring layer on a carrier, coating a non-conductive adhesive layer on the bottom surface of the wafer, transferring the rewiring layer on the carrier to a non-conductive adhesive surface of the knot.

Description of drawings

FIG. 1 is a schematic diagram of an assembly structure of a chip provided in the related art of the present application;

FIG. 2 is a schematic diagram of an assembly structure of a chip provided in an embodiment of the present application;

FIG. 3a is a schematic plan view of a chip provided in an embodiment of the present application;

Fig. 3b is the schematic cross-sectional structure diagram of Fig. 3a along OO' position;

Fig. 3c is a schematic diagram of a chip provided by the embodiment of the present application;

FIG. 4 is a schematic diagram of a chip provided by an embodiment of the present application;

FIG. 5 is a schematic diagram of a chip provided by an embodiment of the present application;

FIG. 6 is a flow chart of a chip manufacturing method provided in an embodiment of the present application;

FIG. 7 is a schematic structural diagram of a chip in the manufacturing process provided by the embodiment of the present application;

FIG. 8 is a schematic structural diagram of a chip in the manufacturing process provided by the embodiment of the present application;

FIG. 9 is a schematic structural diagram of a chip in the manufacturing process provided by the embodiment of the present application;

FIG. 10 is a schematic structural diagram of a chip in the manufacturing process provided by the embodiment of the present application;

FIG. 11 is a schematic structural diagram of a chip in the manufacturing process provided by the embodiment of the present application;

FIG. 12 is a schematic structural diagram of a chip in the manufacturing process provided by the embodiment of the present application.

Detailed ways

In order to make the purpose, technical solutions and advantages of this application clearer, the technical solutions in this application will be clearly described below in conjunction with the accompanying drawings in this application. Obviously, the described embodiments are part of the embodiments of this application, and Not all examples. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the scope of protection of this application.

The terms "first" and "second" in the description, embodiments, claims and drawings of the present application are only used for the purpose of distinguishing descriptions, and cannot be interpreted as indicating or implying relative importance, nor can they be interpreted as indicating or imply order. Words such as "connected" and "connected" are used to express intercommunication or interaction between different components, which may include direct connection or indirect connection through other components. Furthermore, the terms "comprising" and "having", as well as any variations thereof, are intended to cover a non-exclusive inclusion, for example, of a sequence of steps or elements. A method, system, product or device is not necessarily limited to those steps or elements explicitly listed, but may include other steps or elements not explicitly listed or inherent to the process, method, product or device. "Up", "Down", "Left", "Right", etc. are only used relative to the orientation of the components in the drawings. These directional terms are relative concepts, and they are used for description and clarification relative to , which may change accordingly according to changes in the orientation in which components are placed in the drawings.

It should be understood that in this application, "at least one (item)" means one or more, and "multiple" means two or more. "And/or" is used to describe the association relationship of associated objects, indicating that there can be three types of relationships, for example, "A and/or B" can mean: only A exists, only B exists, and A and B exist at the same time , where A and B can be singular or plural. The character "/" generally indicates that the contextual objects are an "or" relationship. "At least one of the following" or similar expressions refer to any combination of these items, including any combination of single or plural items.

An embodiment of the present application provides an electronic device, and the present application does not limit the application field of the electronic device. For example, the electronic device can be applied to artificial intelligence (artificial intelligence) fields, deep computing fields, and the like.

In addition, the embodiment of the present application does not specifically limit the specific form of the foregoing electronic device. For example, the above-mentioned electronic devices may be electronic products such as mobile phones, computers, tablet computers, notebooks, vehicle-mounted computers, smart watches, and smart bracelets.

As shown in FIG. 2 , the electronic device may include a chip 100 , a heat sink 200 and a printed circuit board (PCB) 300 .

The heat dissipation plate 200 is disposed on the upper surface of the chip 100 , and the heat dissipation plate 200 and the upper surface of the chip 100 may be bonded by thermal interface material (TIM glue for short).

At least one wafer is disposed in the chip 100 , and the chip may be a large-size chip, that is, a large-size wafer is used in the chip, such as a wafer larger than 150 mm×150 mm. The lower surface S2 of the chip 100 is electrically connected to the PCB 300.

Schematically, in some possible implementation manners, the above-mentioned chip may be a wafer-level chip, that is, the chip in the chip is a complete wafer. It can be understood here that the chip uses a complete wafer (that is, a large-sized wafer), which can integrate a large number of transistors (such as more than 1.2 trillion transistors) and computing cores (such as more than 400,000 computing cores), so that It has the advantages of ultra-high computing power and ultra-high memory.

In order to ensure the reliable connection between the chip 100, the cooling plate 200, and the PCB 300, as shown in Figure 2, through holes can be set at the positions facing the chip 100, the cooling plate 200, and the PCB 300; that is, the chip 100, the cooling plate 200, PCB 300 are respectively provided with through holes (V2, V3, V4) at corresponding positions. In this case, the chip 100, the cooling plate 200, and the PCB 300 can be fixedly connected through the through holes by using connectors.

Schematically, as shown in FIG. 2 , in some possible implementations, the connector may include a bolt, one end of the bolt may be fixed on the heat dissipation plate 200, and the other end of the bolt passes through the chip 100 and the heat dissipation plate 200. Through holes (V2, V3, V4) are fixed on the PCB 300 to fix the three together; and an insulating material can be filled between the bolts and the inner walls of the through holes (V2, V3, V4) to prevent the bolts from contacting the chip. Contact can cause damage to the chip.

The chip 100 provided by the embodiment of the present application itself has high mechanical strength, which can reduce the probability of chip damage due to pressure and improve reliability. The specific configuration of the chip 100 provided in the embodiment of the present application will be described below.

Fig. 3a is a schematic plan view of a chip 100 provided by an embodiment of the present application, and Fig. 3b is a schematic cross-sectional view along OO' in Fig. 3a. As shown in conjunction with FIG. 3a and FIG. 3b , the chip 100 provided by the embodiment of the present application includes a redistribution layer 1 (redistribution layer, RDL) and at least one chip 2 disposed on the redistribution layer 1 . In FIG. 3 b , only one wafer 2 is provided in the chip 100 for schematic illustration. In other possible implementation manners, two or more wafers 1 may be stacked in the chip 100 . The number of wiring layers in the rewiring layer 1 can be multiple layers or single layer, which is not limited in the present application, and can be set according to actual needs. It should be understood that the wafer 2 may include a wafer at the bottom and devices fabricated on the surface of the wafer.

As an example, the wafer 2 may be a complete wafer, that is, the chip 100 is a wafer-level chip.

Other film layers may or may not be provided between the above-mentioned rewiring layer 2 and the wafer 1 (that is, direct contact), which is not limited in the present application, and may be provided according to actual needs.

For example, as shown in FIG. 3 b , in some possible implementation manners, a non-conductive adhesive layer 4 (non-conductive film, NCF) may be provided between the rewiring layer 1 and the wafer 2 . In this case, the non-conductive adhesive layer 4 can be made on the lower surface of the wafer 1 first, and then the rewiring layer 1 made on other carrier sheets can be transferred to the chip through the bonding effect of the non-conductive adhesive layer 4; For details, reference may be made to the subsequent embodiments of the manufacturing method, which will not be repeated here.

For another example, as shown in FIG. 3 c , in some other possible implementation manners, the rewiring layer 1 may be disposed on the lower surface of the wafer 2 . In this case, the rewiring layer 1 can be directly fabricated on the lower surface of the wafer 2; for details, reference can be made to subsequent fabrication method embodiments, which will not be repeated here.

In addition, as shown in FIGS. 3 b and 3 c , in the chip 100 , the sides of the chip 2 and the bottom of the rewiring layer 1 are all wrapped by a plastic encapsulation material a. The chip 100 is also provided with a first through hole V1, the first through hole V1 runs through the wafer 2, the rewiring layer 1, and the molding material a at the bottom of the rewiring layer 1, and the inner wall of the first through hole V1 is covered with the insulating material b In this way, when the chip 100 is applied to an electronic device, it can be assembled and connected to the cooling plate 200 and the PCB 300 through bolts at the position of the first through hole V1.

It should be understood here that the inside of the first through hole V1 is insulated from the signal lines in the wafer 2 and the rewiring layer 1 to avoid problems such as short circuit of the chip passing through the first through hole V1 .

For the chip 100 provided in the embodiment of the present application, on the one hand, by providing a rewiring layer in the chip 100, the chip 2 can be electrically connected to the PCB 300 through the rewiring layer, thereby reducing the wiring density inside the chip and reducing the wiring density. Small interconnect resistance and delay, etc., thereby improving the interconnection capability of the chip. On the other hand, by wrapping the side of the chip 2 and the bottom of the rewiring layer 2 with the plastic encapsulation material a, the overall mechanical strength of the chip is improved, thereby reducing the pressure caused by the chip when it is assembled with the heat sink and PCB. chance of damage.

The present application does not limit the specific composition of the molding material a wrapped on the side of the above-mentioned chip 1, the plastic molding material a wrapped on the bottom of the rewiring layer 2, and the insulating material b covered on the inner wall of the first through hole V1, and the three can be the same , can also be different, and may need to be set in practice. Schematically, epoxy resin, polyimide (polyimide, PI) and the like can be used for both the molding material a and the insulating material b.

In addition, in order to prevent water vapor or other gases from entering the interior of the wafer 1 through the first through hole V1 and causing damage to the wafer 1, in some possible implementations, the wall of the wafer 1 located in the first through hole V1 can be covered with a waterproof layer, The insulating material b is covered on the waterproof layer. That is to say, the wall of the first through hole V1 located at the wafer 1 can be coated with a waterproof layer first, and then the first through hole V1 is filled with the insulating material b.

The application does not limit the waterproof material used in the waterproof layer, such as silicon oxide (SiO ₂ ), silicon nitride (SiN), titanium (Ti), nickel (Ni), etc.; the waterproof layer can be a single-layer structure, or It can be a multi-layer composite structure; in practice, it can be set according to needs.

Schematically, in some possible implementation manners, a silicon nitride layer with a dense structure can be used in the waterproof layer, so as to have a good blocking effect on water vapor. In some possible implementation manners, the waterproof layer may use a metal layer that has certain adhesion and is not easily oxidized, such as a titanium (Ti) layer, a nickel (Ni) layer, and the like. In some possible implementation manners, the waterproof layer may use a composite film layer of a silicon nitride layer and a metal layer. For example, the waterproof layer may use a titanium layer as a bottom layer, and a silicon nitride layer is provided on the surface of the titanium layer.

For the inner wall of the aforementioned first through hole V1 covered with insulating material b:

In some possible implementations, as shown in Figures 3b and 3c, the inside of the first through hole V1 can be set to be filled with insulating material b; in this way, the chip 100 can be directly connected to the heat sink by using a connecting device to extend into the insulating material b. Board 200, PCB 300 are assembled and connected.

In some other possible implementation manners, as shown in FIG. 4 and FIG. 5, the insulating material b can form a hollow insulating layer on the inner wall of the first through hole V1, that is, a through hole is formed in the middle of the first through hole V1 (that is, the first through hole V1 two through holes), so that the connecting device (such as a bolt) can assemble and connect the chip 100 with the cooling plate 200 and the PCB 300 through the through holes. It can be understood that assembling the chips through via holes can greatly reduce the pressure on the chip 100 and further reduce the probability of damage to the chip.

In addition, it should also be noted that, as shown in Figure 3b and Figure 3c, the insulating material b can cover the entire inner wall of the first through hole V1; as shown in Figure 4 and Figure 5, the insulating material b can also cover the first through hole Part of the inner wall of V1 ; for example, the insulating material b covers the inner wall of the first through hole V1 at the position of the wafer 2 .

Referring to FIG. 4 , those skilled in the art should understand that, for the chip 100 , the upper surface is a passive surface, and the passive surface is connected to the heat dissipation plate 200 as a heat dissipation channel to realize heat dissipation of the chip 100 . The lower surface of the chip 100 is an active surface, through which the electrical connection with the PCB is realized. Schematically, the lower surface (ie, the active surface) of the chip 100 may be provided with bumps P (bumps), so as to realize the electrical connection between the chip 100 and the PCB through the bumps P. The arrangement form of the bumps P involved in this application is not limited, and the arrangement can be selected according to needs.

In addition, the embodiment of the present application also provides a manufacturing method of the aforementioned chip, but the aforementioned chip manufacturing method is not limited thereto.

As shown in FIG. 6, the embodiment of the present application provides a chip manufacturing method that may include:

Step 01 , referring to FIG. 7 , setting a wafer 2 and opening a first through hole V1 through the wafer 2 .

The aforementioned wafer 2 may be a complete wafer. FIG. 7 and the following are schematic illustrations of setting one wafer 2 as an example. In some possible embodiments, multiple wafers 2 may be stacked.

Schematically, as shown in FIG. 7 , in some possible implementations, through step 01, dry etching, wet etching or laser (laser) etching can be used to open holes on the wafer 2 to form the first Via V1.

Certainly, after the first through hole V1 is formed, sputtering (physical vapor deposition, PVD) or chemical vapor deposition (chemical vapor deposition, CVD) can be used to coat the hole wall of the first through hole V1 with Ti, Ni, At least one of materials such as SiN to form a barrier layer (not shown in FIG. 7 ) on the wall of the first through hole V1 to prevent water vapor or other gases from entering the chip through the wall of the first through hole V1, resulting in The chip is damaged.

Step 02 , referring to FIG. 8 , plastic-encapsulates the side of the chip 2 with the molding material a, and fills the molding material a into the first through hole V1.

Schematically, in some possible implementations, through step 02, the molding material a can be molded by compression molding (compression mold) to the side surface and the upper surface S1 of the wafer 2, and the molding material a can be filled to the first through hole V1. Wherein, the plastic encapsulation material a may be an insulating material, such as epoxy resin, polyimide, etc., but is not limited thereto.

It can be understood that the mechanical strength of the chip 100 can be improved by using the molding material a to plastic-encapsulate the side of the chip 2 .

Step 03, as shown in (c) of FIG. 9 , arrange a rewiring layer 1 on the bottom of the wafer 2 (ie, the lower surface S2 ).

Schematically, in some possible implementation manners, the rewiring layer 1 may be formed on other carriers first and then transferred to the bottom surface of the wafer 2 .

Specifically, as shown in (a) of FIG. 9 , the rewiring layer 1 can be fabricated on a carrier (carrier) 20 . Wherein, the carrier sheet 20 may be a glass substrate or a metal substrate, which is not limited in this application.

Referring to FIG. 9 (b), a non-conductive bonding layer 3 (NCF) may be coated on the lower surface S2 of the wafer 2 .

Referring to (c) in FIG. 9 , the redistribution layer 1 on the carrier sheet 20 is transferred to the surface of the non-conductive adhesive layer 2 .

It can be understood that the non-conductive adhesive layer 3 has a certain bonding effect on the rewiring layer 1 to ensure the separation of the rewiring layer 1 from the carrier sheet 20 . At the same time, the non-conductive adhesive layer 3 can protect the lower surface S2 of the wafer 2 to a certain extent.

Schematically, the lower surface S2 of the wafer 2 may be provided with bumps P (bump). After the rewiring layer 1 is transferred to the surface of the non-conductive adhesive layer 3 , the pads on the surface of the rewiring layer 1 can be bonded to the bumps on the lower surface S2 of the wafer 2 . After bonding, the carrier 20 can be separated from the rewiring layer 1 by laser, thermal or mechanical methods, so that the carrier 20 can be removed.

Schematically, the bump P (bump) can be made of Cu (copper) material, and has solder (such as tin-silver alloy) at the end, so that it can be melted at a lower temperature. During the bonding heating process, the solder at the end of the bump on the lower surface S2 of the wafer 2 melts, and can form a metal compound with the pad on the surface of the rewiring layer 1 .

Step 04, referring to FIG. 10 , use plastic sealing material a to plastic seal the bottom of the rewiring layer 2 .

Through the above step 04 , the bottom of the rewiring layer 2 is plastic-sealed with the molding material a, which can improve the mechanical strength of the chip 100 .

It should be noted that the molding material used in step 04 may be the same as or different from the molding material used in step 02, which is not limited in this application, and can be set according to actual needs.

Referring to FIG. 10 , after step 04, a grinding process can be used to grind and thin the molding material a located on the upper surface S1 of the wafer 2 to expose the upper surface S1 of the wafer 2 to form a heat dissipation path.

In addition, as shown in (c) in FIG. 9, after the rewiring layer 1 is transferred to the surface of the non-conductive adhesive layer 3 through step 03, bumps P (bumps) can be formed on the surface of the rewiring layer 1 first, And the bump P is exposed after the bottom of the rewiring layer 1 is plastic-sealed with the plastic packaging material a, so as to realize the electrical connection between the chip 100 and the PCB 300.

In some possible implementations, in order to reduce the probability of damage to the chip, as shown in FIG. The chip 2 , the rewiring layer 1 , and the molding material a on the bottom of the rewiring layer 1 . In this way, the chip 100 can be directly assembled and connected to the heat dissipation plate 200 and the PCB 300 through the second through hole.

Schematically, in some possible implementation manners, dry etching, wet etching or laser (laser) etching can be used in step 05 to form a second Two through holes V2. In this case, the side wall of the second through hole V2 retains the plastic encapsulation material a so as to protect the chip 2 and reduce the impact of the chip when it is assembled with the heat sink 200 and PCB300 through the second through hole V2. The risk of damage to the chip due to backlog and so on.

The manufacturing method of the above-mentioned chip is only schematically explained by taking the manufacturing process of the chip in Fig. 4 as an example. The manufacturing process of the chip shown in Fig. 5 is similar to the aforementioned manufacturing method, and its main difference is: with reference to Fig. As shown, the rewiring layer 1 can be fabricated directly on the lower surface S2 of the wafer 2 through step 03; other relevant fabrication processes can be combined with FIG.

It should be understood that in various embodiments of the present application, the size of the sequence numbers of the above-mentioned processes does not mean the order of execution, and the execution order of each production process should be determined by its function and position, and should not be used in the embodiments of the present application. The implementation process constitutes any limitation.

For other related content in the above embodiment of the chip manufacturing method, reference may be made to corresponding parts in the foregoing chip embodiment, and details are not repeated here.

Regarding the relevant structures in the aforementioned chip embodiments, reference can be made to the aforementioned chip manufacturing method embodiments for corresponding fabrication, or appropriate adjustments can be made in combination with related technologies, which is not limited in this application.

The above is only a specific implementation of the application, but the scope of protection of the application is not limited thereto. Anyone familiar with the technical field can easily think of changes or substitutions within the technical scope disclosed in the application. Should be covered within the protection scope of this application. Therefore, the protection scope of the present application should be determined by the protection scope of the claims.

Claims

A chip, characterized in that it comprises:

redistribution layer;

a chip disposed on the redistribution layer;

a molding material wrapping the sides of the chip and the bottom of the redistribution layer; and

The first through hole runs through the wafer, the rewiring layer, and the molding material at the bottom of the rewiring layer, and the inner wall of the first through hole is covered with insulating material.
The chip according to claim 1, wherein the inner wall of the first through hole is covered with a waterproof layer, and the insulating material is covered on the waterproof layer.
The chip of claim 2, wherein the waterproof layer comprises a silicon nitride layer.
The chip according to claim 3, wherein the waterproof layer further comprises at least one metal layer, and the at least one metal layer covers the silicon nitride layer.
The chip according to any one of claims 1-4, wherein the insulating material forms a hollow insulating layer in the first through hole.
The chip according to any one of claims 1-4, wherein the first through hole is filled with the insulating material.
The chip according to any one of claims 1-6, characterized in that,

The wafer is a complete wafer.
The chip according to any one of claims 1-7, characterized in that,

The redistribution layer is connected to the chip through a non-conductive adhesive layer.
The chip according to any one of claims 1-7, characterized in that,

The redistribution layer is disposed on the surface of the wafer.
An electronic device is characterized in that it includes a bolt, a heat sink, a chip, and a printed circuit board,

The chip is arranged on the printed circuit board, and the heat dissipation plate is arranged on the top of the chip;

The chip includes a rewiring layer, a wafer, and a molding material, the wafer is arranged on the rewiring layer, and the molding material wraps the side of the wafer and the bottom of the rewiring layer; the chip also includes a second A through hole, the first through hole runs through the wafer, the rewiring layer, and the molding material at the bottom of the rewiring layer;

One end of the bolt is fixed on the heat sink, the other end of the bolt is fixed on the printed circuit board through the first through hole, and the bolt is connected to the inner wall of the first through hole. Insulation material is filled in between.
A chip manufacturing method, characterized in that, comprising

setting a chip, and opening a first through hole through the chip;

Using a plastic sealing material to plastic seal the side of the wafer, and filling the plastic sealing material into the first through hole;

disposing a rewiring layer on the bottom surface of the wafer;

The bottom of the rewiring layer is plastic-sealed with a plastic sealing material.
The manufacturing method of the chip according to claim 11, characterized in that, the manufacturing method further comprises:

A second through hole is opened in the molding material filled in the first through hole, and the second through hole penetrates through the chip, the rewiring layer, and the molding material at the bottom of the rewiring layer.
The manufacturing method of the chip as claimed in claim 11 or 12, is characterized in that,

The arrangement of the rewiring layer on the bottom surface of the wafer includes:

forming the rewiring layer on the bottom surface of the wafer;

Alternatively, a rewiring layer is fabricated on the carrier sheet, a non-conductive adhesive layer is coated on the bottom surface of the wafer, and the rewiring layer on the carrier sheet is transferred to the surface of the nonconductive adhesive layer.