WO2022157853A1

WO2022157853A1 - Photonics/electronics integrated computer

Info

Publication number: WO2022157853A1
Application number: PCT/JP2021/001839
Authority: WO
Inventors: イブラヒムサラ; 俊和橋本
Original assignee: 日本電信電話株式会社
Priority date: 2021-01-20
Filing date: 2021-01-20
Publication date: 2022-07-28
Also published as: JPWO2022157853A1; JP7495646B2

Abstract

Provided is a computing platform wherein high speed operations can be achieved. This photonics/electronics integrated computer comprises a recognition circuit that recognizes an executive instruction including operators and operands outputted from a controller. The recognition circuit includes: a serial-to-parallel converter that outputs optical pulses for controlling the decision stages corresponding to the respective bits of the executive instruction; and a decision circuit that uses the optical pulses to select outputs of the decision stages and that outputs control signals from the output ports uniquely corresponding to the executive instruction. This photonics/electronics integrated computer further comprises a memory that outputs, in accordance with the control signals, calculation results stored therein beforehand.

Description

optoelectronic computer

The present invention relates to an optoelectronic convergence computer, and more particularly to an optoelectronic convergence computer provided with a computing platform that combines optical pulses and electrical pulses.

A chip for digital signal processing contains electronic circuits densely integrated with a large number of logic gates. Traditionally, these electronic circuits have been implemented with complementary metal oxide semiconductor (CMOS) transistors. The miniaturization of CMOS transistors has progressed, electronic circuits with high integration densities have been realized, the clock speed has been increased, and the function and performance of signal processing have been continuously improved. However, current CMOS transistors have been miniaturized to dimensions of several nanometers, and further miniaturization has become difficult due to various technical issues and high costs.

To solve this problem, attention is focused on alternative computing architectures, such as neuromorphic schemes and quantum computation schemes. Such paradigm shifts have successfully provided solutions to certain computational problems. On the other hand, there is also a demand to improve the performance of traditional von Neumann computing architectures.

Japanese Patent No. 6701443

In order to meet such demands, the object of the present invention is to provide an opto-electronic convergence computer equipped with a computing platform capable of high-speed operation by combining optical pulses and electrical pulses.

In order to achieve such an object, the present invention provides an embodiment of an opto-electronic integrated computer, which is a recognition circuit for recognizing an execution instruction including an operator and an operand output from a controller, comprising: a serial-to-parallel converter outputting a light pulse that controls a bit-by-bit corresponding decision stage, and said light pulse selects the output of said decision stage to drive a control signal from an output port uniquely corresponding to said execution instruction. It is characterized by comprising a recognition circuit including a decision circuit for outputting, and a memory for outputting a pre-stored calculation result according to the control signal.

FIG. 1 is a diagram showing signal processing in an ultra-high-speed pattern recognition circuit according to one embodiment of the present invention; FIG. 2 is a diagram showing the configuration of an ultra-high-speed pattern recognition circuit capable of processing 4-bit words according to this embodiment; FIG. 3 is a diagram explaining how to correspond an input word represented by 4 bits to an output represented by a decimal number; FIG. 4 is a diagram showing a processing sequence in the ultra-high-speed pattern recognition circuit according to this embodiment; FIG. 5A is a diagram showing an example of an opto-electric hybrid circuit used as a decision unit of the ultra-high-speed pattern recognition circuit according to the present embodiment; FIG. 5B is a diagram showing another example of an opto-electric hybrid circuit used as a decision unit of the ultra-high-speed pattern recognition circuit according to the present embodiment; FIG. 6A is a diagram showing an opto-electric hybrid logic circuit of a decision unit according to the present embodiment; FIG. 6B is a diagram showing a truth table representing the input/output relationship of the opto-electric hybrid logic circuit; FIG. 7 is a diagram for explaining the principle of a computing platform according to one embodiment of the present invention; FIG. 8 is a diagram showing the configuration of the computing platform of this embodiment; FIG. 9 is a diagram showing a schematic configuration of the optical memory of the computing platform of this embodiment; FIG. 10 is a diagram showing another configuration example of the optical memory of this embodiment.

Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. Optical pulses can be generated with low jitter and can propagate long distances with low loss and dispersion. Also, by adjusting the length of the optical waveguide through which the optical pulse propagates, the timing of the optical pulse can be controlled accurately. For example, a 20 μm optical fiber produces a delay of approximately 0.1 ps. These characteristics make it suitable for high-speed digital signal processing, but unlike logic gates made up of CMOS transistors, it is difficult to integrate optical logic gates on a large scale. Therefore, we will construct an optoelectronic convergence computing platform that combines optical and electrical pulses.

[Ultra-high-speed pattern recognition circuit]
FIG. 1 shows signal processing in an ultra-high speed pattern recognition circuit according to one embodiment of the present invention. The recognition circuit 100 has one serial port to which a high-speed bit signal is input, and 2 ^{N output ports that recognize an N-bit input word and uniquely correspond to 2 N} ^bit combinations. The output ports of the recognition circuit 100 are connected to 2 ^N input ports of the electrical circuit 130 (see, for example, Patent Document 1).

All outputs are always at the low level when no signal is input to the serial port. When a bit signal constituting a word is input to the serial port of the recognition circuit 100, only one output port corresponding to the bit combination of the word becomes High level. Recognition circuit 100 operates in real-time such that as soon as an N-bit word is input, the corresponding output port goes high and stays high for a duration sufficient to connect the output to a slow electrical circuit. keep state.

Recognition circuit 100 generates output signals at spatially separated output ports corresponding to the bit combinations based on the bit combinations of the input word. The duration of the signal output from this output port corresponds to the duration of one word (T _word ), i.e. the duration of all the bit signals, so it can be adapted to the speed of slow electrical circuits. is sufficiently long. In this case, since the output port to which the generated signal is output contains the collective information of all bit signals, that is, the information of the bit combination, it is possible to consume less clock cycles than in the past, and the processing in the electric circuit is reduced. can be simplified.

When a number of consecutive N-bit words are input at arbitrary time intervals (T _next ) into M words that need to be logically operated on, each word is spatially distinct according to its bit combination. It is output to the output port at time intervals (T _next ). Consider the case where a logic circuit capable of processing these M consecutive slow signals performs the operation. Outputs corresponding to each of the M words are sequentially input to electrical circuit 130 . The first input is the first processed result, but the next input is processed using the previous result and updated until all operations are completed. This establishes a word-by-word processing method that can reduce the processing time of ultra-high-speed bits with a low-speed electric circuit.

FIG. 2 shows the configuration of an ultra-high-speed pattern recognition circuit capable of processing 4-bit words according to this embodiment. Recognition circuit 100 consists of two major functional blocks, serial-to-parallel converter 110 and decision circuit 120 . The output of each conversion channel of serial-to-parallel converter 110 controls a predetermined decision stage S of decision circuit 120 .

The most significant bit determines whether the final output is less than 8 or greater than 8 depending on whether the state is High level or Low level. Therefore, if the value of the most significant bit is known, it is possible to halve the possible values of the final output. If the state of the next higher-order bit is known, the remaining value candidates can also be halved, that is, the final output value candidates can be narrowed down to 1/4. By repeating this procedure down to the least significant bit, the possibility of improper output is continuously eliminated, and the word is converted to the correct output, that is, only the output from the output port corresponding to the bit combination of the word is set to a high level. state can be made. Therefore, the decision circuit 120 is configured as follows.

The decision stage S1 corresponding to the most significant bit includes one decision unit U _1,1 , and the decision stage S2 corresponding to the bit below the most significant bit comprises two decision units U _2,1 , U _2,2 . , and the decision stage S3 corresponding to the one lower bit includes four decision units U _3,1 to U _3,4 . The decision stage S4 corresponding to the least significant bit comprises eight decision units U _4,1 to U _4,8 .

The two output ports of the decision unit U _1,1 in the decision stage S1 corresponding to the most significant bit are connected to the decision unit U _2,1 of the decision stage S2 corresponding to the second most significant bit, the other is connected to the decision unit U _2,2 . Similarly, the four output ports of decision units U _2,1 , U _2,2 of decision stage S2 are connected to the four decision units U _3,1 to U _3, of decision stage S3 corresponding to the third most significant bit. ₄ , the eight output ports of the four decision units U _3,1 to U _3,4 of the decision stage S3 are connected to the eight decision units U _4,1 to U of the decision stage S4 corresponding to the least significant bits. Connected to _4,8 .

The decision unit U _1,1 of the first decision stage S 1 selects one of the two output ports based on the control signal C 1 generated by the conversion channel that converts the most significant bit signal of the serial-parallel converter 110 . One is set to High level. When one of the outputs of the decision unit U _1,1 is brought to a high level, it activates only one of the two decision units U _2,1 , U _2,2 of the second decision stage S2. The activated decision unit U _2,1 or U _2,2 makes two decisions based on the control signal C 2 generated in the conversion channel converting the second most significant bit signal of the serial-to-parallel converter 110 . One of certain output ports is set to High level. Through these processes, only one of the four output ports that can be selected by the second decision step S2 becomes High level, and signals are generated at spatially separated output ports to obtain the final output. Narrow your chances to 1/4. Similarly, a high level signal from the second decision stage S2 activates one of the four decision units U _3,1 to U _3,4 of the third decision stage S3. One of the activated decision units U _3,1 to U _3,4 then receives the control signal C 3 generated in the conversion channel converting the third most significant bit signal of the serial-to-parallel converter 110 . , one of the two output ports is set to High level. Any one of the eight decision units U _4,1 to U _4,8 in the fourth decision stage S4 is activated by the High level signal from the third decision stage S3, and the serial-parallel converter 110 One of the two output ports is set to High level based on the control signal C4 generated by the conversion channel that converts the least significant bit signal of .

As shown in FIG. 3, an input word represented by 4 bits can be associated with an output represented by a decimal number, and the output of one of the 16 output ports can be set to a high level. For example, if the 4-bit word "1101" is input to the recognition circuit 100, different binary combinations may correspond to "11", one of the decimal integers 0-15.

The recognition circuit 100 is not limited to the processing of the 4-bit words described above. By repeatedly executing the above procedure for N-bit words having arbitrary bit combinations, the output corresponding to the bit combinations for each word is obtained. Only the output of the port can be brought to a high level state. At this time, the serial-parallel converter 110 has N conversion channels corresponding to each bit constituting a word, and the decision circuit 120 has N stages corresponding to the N conversion channels of the serial-parallel converter 110. It is assumed that there are decision stages S ₁ to S _N .

The N stages of decision steps S ₁ to S _N are 2 ^s (s=0, ₁ , 2, . The (N-i)th decision stage S _(Ns) corresponding to the bit of the order includes 2 ^N-1-s decision units U, and the N-th decision stage S _N includes 2 ^N-1 It is composed of decision units U _Ns,1 to U _Ns,t (t=2 ^N-1 ).

Each decision unit U has two output ports, each output port is connected one-to-one to a different decision unit U in the next lower decision stage S, one of which U only activate. At each decision stage S, only one decision unit U is activated at a time by a high level output from the decision stage S above it.

The decision units U belonging to the same decision stage S are connected in parallel to the same conversion channel of the serial-to-parallel converter 110, and the output of the activated decision unit U is the decision stage S to which the decision unit U belongs. is controlled by a control signal C generated in the conversion channel of the serial-to-parallel converter corresponding to . When the state of the control signal C is high level, only one port of the activated decision unit U is high level, and when the converted bit signal is low level, only the other port is high level in turn. Become.

In this way, only one output of one of the decision units U belonging to each decision stage S becomes High level, and the final output of the recognition circuit 100 is the decision unit of the N-th decision stage S _N . One of 2 ^N output ports U _Ns,1 to U _Ns,t (t=2 ^N-1 ) corresponding to a bit combination of an N-bit word can be set to a high level.

FIG. 4 shows a processing sequence in the ultra-high speed pattern recognition circuit according to this embodiment. Control signal C1 determines only the output of unit U _1,1 and converts signal L _1,1 to a high level since the most significant bit is a high level in this example. On the other hand, the signal L _1,2 remains at a steady-state low level. The circuit sets the duration of signal L _1,1 to 4T (T: clock cycle time) to allow for repeated operations, and when a new word arrives after time 4T, unit U _1,1 can again be freely determined. An important feature for each unit's output is a sufficiently fast rise time, which is essential for the operation of the entire circuit.

When the signal L _1,1 becomes High level, the signal L _2,2 also becomes High level accordingly. However, when control signal C2 is generated at a high level, signal _L2,2 is reset and signal _L2,1 goes high instead. Here, when the third most significant bit is Low, the control signal C3 becomes Low level, and the signal _L3,2 remains High level after being initialized by the signal _L2,1 . Signal _L4,3 goes high after control signal C4 is generated, producing the final output of the circuit.

If the time of the clock pulse Kn is used as a reference at a predetermined stage Sn, variations occur in the output start time of this stage. In the example, signal L _3,2 begins before control signal C3 occurs, but if the third most significant bit signal goes high (in this example the converted bit signal is low), control Signal L _3,1 goes high starting slightly after the start of signal C3. Thus, any variation in output onset at each stage affects the duration of the signal at the final output of the circuit.

A signal generated in each decision stage S is used to control only one decision unit U among the decision units U in the next decision stage. That is, the signal needs to move very few transistors without creating an electrical load that prevents fast operation. Also, to allow processing of high speed electrical signals in such an arrangement, the integrated circuit must be designed with dimensions to accommodate the speed of the signals being processed.

On the other hand, each control signal C _n issued by the serial-to-parallel converter 110 to a particular decision stage S _n must control all decision units belonging to that decision stage. In conventional electronic circuits, the control signals must be routed through numerous transistors with large capacitive loads, hindering rapid operation. Also, if the capacitive load is large, the rise time will be longer than necessary, extending the duration of the signal. Therefore, an opto-electric hybrid circuit combining an optical pulse and an electric pulse, which will be described below, is applied.

FIG. 5A shows an opto-electric hybrid circuit used as a decision unit of the ultra-high-speed pattern recognition circuit according to this embodiment. The output of each conversion channel 111 of the serial-to-parallel converter 110 is connected to an optical waveguide 121 located adjacent to the row of decision units involved in the decision stage S. the decision unit U includes an optical splitter 122 for drawing light pulses from the optical waveguide 121 into the decision unit U according to the signal L _n-1,j for activating the decision unit U from the previous decision stage S; and an opto-electric hybrid logic circuit 123 which determines whether to output an electric pulse from one of the two output ports according to two input signals of an electric pulse and an optical pulse.

If the converted bit signal is high, a control signal C _n which is a light pulse is generated from the conversion channel 111 of the serial-to-parallel converter 110 towards the decision unit U of the decision stage S, while the converted If the bit signal is low, no light pulse is generated.

The signal L _n-1,j is used to activate the decision unit U _n,i . Here, instead of outputting individually corresponding control signals C _{n for all decision units U n} _of the decision stage Sn containing the decision unit U _n _,i , the control signals C _n which are light pulses are activated. The signal L _n-1,i is used to deflect to the determined decision unit U _n,i . The signal L _n-1,i is split, the signal L _n-1,i controls the optical splitter 122 of the decision unit U _n,i , and the control signal C _n which is an optical pulse is sent to the decision unit U _n,i . Deflect.

FIG. 5B shows another example of an opto-electric hybrid circuit used as a decision unit of the ultra-high-speed pattern recognition circuit according to this embodiment. In place of the optical splitter 122, an optical resonator circuit 124 is provided to lead the optical pulse from the optical waveguide 121 to the determination unit U. As the optical resonator circuit 124, for example, a high-speed modulation optical resonator such as an optical disk resonator, an optical ring resonator, or the like, which has a small element size and can operate with low energy, can be applied.

FIG. 6A shows an opto-electric hybrid logic circuit of the decision unit according to this embodiment. In the mixed opto-electrical logic circuit 123 an electrical signal with controlled duration is generated from the light pulses directed to the decision unit U _n,i . An inverting amplifier A1 and a non-inverting amplifier A2 are connected to the output of the photodiode PD, which is a light-receiving element to which the control signal _Cn , which is an optical pulse, is incident. The output of transistor Tr1, driven by signal Ln _-1,j from the previous decision stage S, is coupled through buffers A3 and A4 to transistors Tr2 and Tr3, respectively. When a light pulse is incident on the photodiode PD as the control signal _Cn , the non-inverting amplifier A2 drives the transistor Tr3 to output the signal _Ln,2i-1 to one of the two output ports of the decision unit U. to output When no light pulse is incident on the photodiode PD, the inverting amplifier A1 drives the transistor Tr2 to output the signal L _n,2i to the other output port of the decision unit U.

FIG. 6B shows a truth table representing the input/output relationship of the opto-electric hybrid logic circuit. The opto-electric hybrid logic circuit 123 includes a light receiving element and a determination circuit configured by an electronic circuit. The decision circuit outputs the signal output from the preceding decision stage to one of the two output ports according to the truth table according to the output of the light receiving element.

[Computing Platform]
A very fast pattern recognition circuit produces a spatially differentiated output signal in response to a combination of N input bits. Very low-latency ultra-fast bit recognition is the basis for realizing the newly proposed processor, which uses this ultra-fast pattern recognition circuit to identify the operator that produces a particular output signal and the content of its operands. used to A calculation result corresponding to a combination of an operator and an operand can be obtained without executing calculation processing.

The principle of a computing platform according to one embodiment of the present invention will be described with reference to FIG. The processor 200 in the computing platform of this embodiment comprises a recognition circuit 202 that recognizes execution instructions including operators and operands output from the controller 201 . Recognition circuit 202 includes, as described above, a serial-to-parallel converter that outputs a light pulse that controls the decision stage corresponding to each bit of the execution instruction, and the output of the decision stage that is selected by the light pulse to provide an execution instruction. and a decision circuit for outputting a control signal from a uniquely corresponding output port. The recognition circuit 202 outputs a control signal uniquely corresponding to the operator and the operand to the memory 203 as a recognition result. The memory 203 preliminarily stores calculation results according to the control signal. A search result corresponding to the control signal is returned to the controller 201 via the selection circuit 204 .

When the recognition circuit 202 recognizes an execution instruction (operator + operand) during calculation processing, the processor 200 searches the memory 203 and obtains the already stored calculation result without performing actual calculation. A computing platform capable of high-speed operation can be configured by applying the above-described ultra-high-speed pattern recognition circuit for recognition of execution instructions and combining it with a high-speed optical memory to be described below. Also, according to this configuration, the complexity of the execution instruction does not affect the speed at which the final calculation result is received, thus facilitating speeding up of calculation processing.

[Optical-electronic convergence computer]
FIG. 8 shows the configuration of the computing platform of this embodiment. A set of N parallel signals (N bits) are output from the controller 201 representing the instructions to be executed (operators + operands). Execution instructions are fetched from a cache memory internal to controller 201, similar to the central processing unit (CPU) of a conventional von Neumann computing architecture. The execution command is converted into a serial signal by a parallel-serial conversion circuit (P/S) 251 and input to the recognition circuit 202 .

The recognition circuit 202 is the ultra-high-speed pattern recognition circuit described above, and the execution command is input to the serial-parallel converter 110, and N light pulses are generated corresponding to the input N-bit input word. . The optical pulses generated by each conversion channel 111 are input to the decision circuit 120 in each decision stage S via an optical waveguide 121 .

The duration of the electrical signal generated by the controller 201 is approximately N times the duration of the light pulse, as described above. For example, if each optical pulse represents 10 bits with a duration of 40 ps, the controller 201 can clock at 2.5 Gb/s and operate at the speed of common electronic circuits. By increasing the number of bits to which the light pulses correspond, the clock speed of the controller 201 can be further relaxed, resulting in higher computational throughput at the same clock speed.

The recognition circuit 202 outputs an electric signal as a control signal from one of 2 ^N output ports uniquely corresponding to the combination of N bits as a recognition result of the execution instruction output from the controller 201 . That is, in the ultrafast pattern recognition circuit, from one decision unit out of 2 ^N−1 decision units U _N−s,t (t=2 ^N−1 ) in the lowest N-th decision stage S _N , and an electrical signal as a final result is output from one of the two output ports. The electrical signal output from the recognition circuit 202 drives the optical resonator 232 of the memory 203 to retrieve the calculation results pre-stored in the memory 203 . Details of the memory 203 will be described later. A high-speed optical memory will be described as an example of the memory 203, but in the computing platform of this embodiment, a memory made up of ordinary electronic circuits can also be used.

The search result of memory 203 is output as a series of serial light pulses representing the calculation result. The serial light pulses are routed by the optical switch 241 of the selection circuit 204 to the recognition circuit 202 to be sent back to the controller 201 or used as new operands in the next computational step. Optical pulses sent back to the controller 201 are converted into electrical signals and output via a serial-to-parallel converter (S/P) 242 .

FIG. 9 shows a schematic configuration of the optical memory of the computing platform of this embodiment. The memory 203 is an all-optical memory that processes everything from input to output with optical signals. The memory 203 has 2 ^{N optical resonators 232 corresponding to the 2 N} ^output ports of the recognition circuit 202 (a case of four output ports is shown for convenience of explanation). A plurality of optical resonators 232 a - d are optically coupled with an optical waveguide 237 connected to the optical pulse source 231 . When an electrical signal is output from any one output port of the recognition circuit 202 to drive one of the corresponding optical resonators, the driven optical resonator divides the optical pulse from the optical pulse light source 231. output to circuits 233a-d. The splitting circuit 233 has optical paths for splitting an optical pulse into a large number of optical pulses, and each optical path is provided with a delay circuit 236 having a predetermined delay time. The split light pulses are reflected or absorbed by LCOS (liquid crystal on silicon) 234, which is a spatial light phase modulator. The reflected light pulse propagates along the original light path and is output as a series of serial light pulses through circulator 235 .

By presetting the delay time of the delay circuit 236 of the division circuit 233 and the reflection control of the LCOS 234, a series of serial light pulses representing a desired calculation result can be generated from one input light pulse (FIG. 9). can derive a light pulse representing the calculation result of "10110101". Since the execution instruction recognized by the recognition circuit 202 is optically processed in the memory 203, the response time can be shortened and the power consumption can be reduced as compared with a memory made up of a conventional electronic circuit.

FIG. 10 shows another configuration example of the optical memory of this embodiment. An example of increasing the number of processing bits of a processor to obtain higher computational throughput is shown. As the number of bits increases, the number of output ports of the recognition circuit increases exponentially, so the configuration of the division circuit and LCOS in the optical memory also increases dramatically. Therefore, the memory 303 processes by wavelength division multiplexing using optical pulses of a plurality of wavelengths.

The optical pulse light source 331 is a multi-wavelength light source that emits optical pulses of multiple wavelengths. For example, an input word is given an additional bit for wavelength selection in addition to an execution command. The recognition circuit 202 outputs an electric signal OUT as a final result and an additional bit WSEL for wavelength selection from one of 2 ^N output ports as a result of recognizing an execution command. The optical pulse light source 331 selects one wavelength corresponding to the additional bit WSEL and outputs an optical pulse, and the optical resonator 332 to which the electrical signal OUT is input outputs the optical pulse of the selected wavelength to the division circuit. do.

An arrayed waveguide grating (AWG) 337 is inserted as a branching circuit in the preceding stage of the dividing circuit, and the optical pulse output from the optical resonator 332 is branched to the dividing circuits 333a-333d according to the wavelength. In the splitter circuit, the split light pulses are controlled in reflection by LCOS 334 and output as a series of serial light pulses through circulator 335 .

According to this embodiment, it is possible to provide a computing platform capable of high-speed operation without depending on the conventional high integration of electronic circuits.

Claims

A recognition circuit for recognizing an execution instruction comprising an operator and an operand output from a controller, the serial-to-parallel converter outputting a light pulse controlling a decision stage corresponding to each bit of said execution instruction, and said light a recognition circuit including a decision circuit for outputting a control signal from an output port uniquely corresponding to the execution instruction when the output of the decision stage is selected by a pulse;
and a memory for outputting pre-stored calculation results according to the control signal.
2. The optoelectronic convergence type according to claim 1, further comprising a selection circuit that transmits the calculation result output from the memory to the controller or to the recognition circuit as an operand of the next execution instruction. Computer.
The memory is
an optical resonator corresponding to each of the output ports of the recognition circuit, the optical resonator branching an optical pulse from a light source according to the control signal;
a splitting circuit for splitting the optical pulse split from the optical resonator, the splitting circuit including a preset delay circuit in the split optical path;
a spatial optical phase modulator for controlling reflection of optical pulses output from the optical path of the splitting circuit;
3. The opto-electronic hybrid computer according to claim 1, wherein said calculation result is output from said dividing circuit as a series of serial optical pulses of the optical pulses reflected by said spatial optical phase modulator.
The decision circuit of the recognition circuit comprises:
a light receiving element to which the light pulse is input;
and a determination circuit for outputting a signal output from the preceding determination step to one of two output ports according to the output of the light receiving element. 4. The opto-electronic integrated computer according to 3 above.
The light source is a multi-wavelength light source,
5. The opto-electronic convergence type according to claim 3, wherein the memory further includes a demultiplexing circuit that demultiplexes the optical pulse demultiplexed from the optical resonator according to wavelength and outputs the divided optical pulse to a demultiplexing circuit. Computer.